

Click [here](#) to ask about the production status of specific part numbers.

## MAX77975/MAX77976

## 19VIN, 3.5/5.5A 1-Cell Li+ Battery Charger with Smart Power Selector and OTG for USB-C PD

### General Description

The MAX77975/MAX77976 is a high-performance high-input 3.5/5.5A fast charger with Smart Power Selector™. The IC can operate as a reverse boost without an additional inductor, allowing the battery to share its power through the charging port and is voltage programmable from 5V to 12V. The device features fully integrated low-loss power switches to provide small solution size and high-efficiency, even at high input voltage and high charging current. Its high switching frequency allows the use of a smaller sized inductor. The IC features true load disconnection in reverse boost mode and has an adjustable output current protection limit. The device is highly flexible and programmable through I<sup>2</sup>C configuration.

The battery charger includes a Smart Power Selector to accommodate a wide range of battery sizes and system loads. The Smart Power Selector allows the system to start-up gracefully as soon as an input source is available, even when the battery is deeply discharged (dead battery) or missing. It can be configured so that when power is applied to the charger input, the battery charging can automatically start.

### Applications

- Gaming Devices
- VR Applications
- mPOS
- Tablet PCs

### Benefits and Features


- High-Efficiency Single-Cell Switching Charger
  - Up to 5.5A Charging with MAX77976
  - 91.2% Buck Efficiency at 4A, 12V Input
  - 90.5% Charging Efficiency at 3.5A, 9V Input
  - Optimized for High Voltage Input Operation
  - Accelerate Charge Time by Monitoring Kelvin Sensing Battery Voltage
  - Up to 3.2A Input Current Limit with AICL
- +28V Absolute Maximum Input Voltage Rating
- 3.8V to 19V Input Operating Voltage Range
- Reverse Boost with Programmable Output Voltage Options up to 12V
  - Up to 18W for MAX77976
  - Up to 12W for MAX77975
- Integrated Battery True-Disconnect FET
  - $R_{DS(on)} = 7.7m\Omega$
  - Programmable Discharge Current Limit up to 10A
  - Support Shipping Mode and Low Battery Leakage Current
  - 1.3MHz/2.6MHz Switching Frequency with 1 $\mu$ H/0.47 $\mu$ H Inductor
  - Disconnect Input (DISQBAT)
- Safety
  - Battery Temperature Sensing and Charge Safety Timer
  - JEITA Guideline Compliant
  - Thermal Regulation and Thermal Shutdown
  - System Voltage OVLO/UVLO
- Charge Status Output for LED
- Push-Button Input for Exiting from Ship Mode
- External Discharge FET Enable Output
- Dedicated Input for Suspend Mode (SUSPND)
- I<sup>2</sup>C Interface
- 4mm x 4mm FC2QFN

**Ordering Information** appears at end of data sheet.

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.  
 USB Type-C is a registered trademark of USB Implementers Forum.  
 PowerPath is a trademark of Linear Technology Corporation.



Simplified Block Diagram



**TABLE OF CONTENTS**

General Description . . . . .	1
Applications . . . . .	1
Benefits and Features . . . . .	1
Simplified Block Diagram . . . . .	2
Absolute Maximum Ratings . . . . .	7
Package Information . . . . .	7
FCQFN . . . . .	7
Electrical Characteristics . . . . .	10
Typical Operating Characteristics . . . . .	20
Pin Configuration . . . . .	21
FC2QFN . . . . .	21
Pin Description . . . . .	21
Functional Diagrams . . . . .	23
Functional Diagram . . . . .	23
Detailed Description . . . . .	24
Switching Mode Charger . . . . .	24
Features . . . . .	24
Detailed Description . . . . .	25
Smart Power Selector (SPS) . . . . .	26
Input Validation . . . . .	27
Input Current Limit . . . . .	27
Input Voltage Regulation Loop . . . . .	27
System Self-Discharge with No Power . . . . .	28
Power States . . . . .	30
Charger States . . . . .	31
No Input Power or Charge Idle State . . . . .	32
Precharge State . . . . .	33
Trickle Charge State . . . . .	33
Fast-Charge Constant Current (CC) State . . . . .	34
Fast-Charge Constant Voltage (CV) State . . . . .	34
Top-Off State . . . . .	34
Done State . . . . .	35
Timer Fault State . . . . .	35
Watchdog Timer . . . . .	35
Thermal Shutdown State . . . . .	36
Charger Interrupt Debounce Time . . . . .	36
Main-Battery Differential Voltage Sense . . . . .	36
Reverse Boost Mode . . . . .	36

**TABLE OF CONTENTS (CONTINUED)**

Main-Battery Overcurrent Protection During System Power-Up .....	37
Main-Battery Overcurrent Protection Due to Fault .....	37
Battery to SYS Q <sub>BATT</sub> Switch Control (DISIBS) .....	39
HW Control of Battery to SYS Q <sub>BATT</sub> Switch—DISQBAT .....	39
Thermal Management .....	40
Thermal Foldback .....	40
Thermistor Input (THM) .....	41
JEITA Controlled Charging .....	43
Analog Low-Noise Power PVDD and VDD .....	44
Factory-Ship Mode .....	44
External Q <sub>BATT</sub> Control I/O .....	45
Charge Status LED Indication .....	45
Design Consideration to Protect Against Hot Plug Event .....	45
Top System Management .....	46
Overview .....	46
Main Bias .....	46
System Faults .....	46
System Faults Debounce Time .....	47
I <sup>2</sup> C Interface Description .....	47
Register Map .....	51
TOP .....	51
Register Details .....	51
CHARGER .....	55
Register Details .....	55
Typical Application Circuits .....	76
Ordering Information .....	76
Revision History .....	77

---

**LIST OF FIGURES**

---

Figure 1. Simplified Functional Diagram . . . . .	25
Figure 2. System Self-Discharge Circuit . . . . .	29
Figure 3. Power State Diagram . . . . .	30
Figure 4. Li+/Li-Poly Charge Profile . . . . .	32
Figure 5. BATT to SYS Overcurrent Protection . . . . .	38
Figure 6. Hardware Control of Battery to SYS Switch . . . . .	40
Figure 7. Charge Currents vs. Junction Temperature . . . . .	41
Figure 8. JEITA Controlled Charging . . . . .	44
Figure 9. I <sup>2</sup> C Bit Transfer . . . . .	47
Figure 10. I <sup>2</sup> C Start and Stop . . . . .	48
Figure 11. System Configurations . . . . .	48
Figure 12. I <sup>2</sup> C Acknowledge . . . . .	49
Figure 13. I <sup>2</sup> C Master Transmits . . . . .	49
Figure 14. I <sup>2</sup> C Master Reads After Setting Register Address . . . . .	50
Figure 15. I <sup>2</sup> C Master Block Read . . . . .	50

---

**LIST OF TABLES**

---

Table 1. Charger Interrupt Debounce Time. . . . .	36
Table 2. Trip Temperatures for Different Thermistors . . . . .	42
Table 3. QBEXT Output in Different System Modes . . . . .	45
Table 4. STAT_MODE = 0x0. . . . .	45
Table 5. STAT_MODE = 0x1. . . . .	45
Table 6. System Faults Debounce Time Summary. . . . .	47

### Absolute Maximum Ratings


CHGIN to PGND.....	-0.3V to +28V	VIO to AGND .....	-0.3V to +6.0V
BYP to PGND .....	-0.3V to +28V	DISQBAT, SUSPEND, QBEXT to AGND .....	-0.3V to +6.0V
BYP to CHGIN.....	-0.3V to +16V	EXTSM to AGND .....	-0.3V to V <sub>BATT</sub> +0.3V
BYP to LX.....	-0.3V to +28V	IRQB, STAT to AGND.....	-0.3V to +6.0V
LX to PGND.....	-0.3V to +22V	THM to AGND.....	-0.3V to V <sub>PVDD</sub> +0.3V
BST to PVDD .....	-0.3V to +22V	SDA, SCL to AGND .....	-0.3V to +6.0V
BST to LX.....	-0.3V to +2.2V	CHGIN, BYP Continuous Current.....	3.4A <sub>RMS</sub>
SYS to AGND.....	-0.3V to +6.0V	LX, PGND Continuous Current.....	5.7A <sub>RMS</sub>
BATT to AGND.....	-0.3V to +6.0V	SYS, BATT Continuous Current .....	10.0A <sub>RMS</sub>
BATSP to AGND .....	-0.3V to V <sub>BATT</sub> +0.3V	Continuous Power Dissipation (Multilayer Board) (T <sub>A</sub> = +70°C, deration is 35.34mW/°C above +70°C).....	mW to 2826.86mW
BATSP to BATT .....	-0.3V to +0.3V	Operating Temperature Range .....	-40°C to +85°C
BATSN to AGND .....	-0.3V to +0.3V	Junction Temperature .....	+150°C
PGND to AGND.....	-0.3V to +0.3V	Storage Temperature Range .....	-65°C to +150°C
DGND to AGND.....	-0.3V to +0.3V	Soldering Temperature (reflow) .....	+260°C
PVDD to PGND .....	-0.3V to +2.2V		
VDD to AGND.....	-0.3V to +2.2V		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### Package Information

#### FCQFN

Package Code	F234A4F+1
Outline Number	<a href="#">21-100411</a>
Land Pattern Number	<a href="#">90-100145</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction to Ambient (θ <sub>JA</sub> )	28.30°C/W
Junction to Case (θ <sub>JC</sub> )	6.65°C/W







For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>GENERAL ELECTRICAL CHARACTERISTICS</b>						
CHGIN Quiescent Current	$I_{CHGIN}$	$V_{CHGIN} = 5.0V$ , SUSPEND pin digital high or MODE = 0, DEEP_SUSP_DIS = 1		0.19	0.38	mA
		$V_{CHGIN} = 5.0V$ , SUSPEND pin digital high or MODE = 0, DEEP_SUSP_DIS = 0		85		$\mu A$
		$V_{CHGIN} = 5.0V$ , $V_{BATT} = 4.2V$ , MODE = 5, DONE state ( $V_{SYS} = 4.35V$ ), $I_{SYS} = 0A$		2.35		mA
Input Undervoltage Supply Current	$I_{IN}$	$V_{CHGIN} = 2.4V$ , the input is undervoltage		0.035		mA
BAT Quiescent Current	$I_{BAT}$	$V_{CHGIN} = 0V$ , $V_{BATT} = 3.6V$ , $Q_{BATT}$ FET is on, B2SOVRC_CTRL = 0, LPM = 0, $I_{SYS} = 0A$		29		$\mu A$
BAT Quiescent Current in Low-Power Mode	$I_{BAT}$	$V_{CHGIN} = 0V$ , $V_{BATT} = 3.6V$ , $Q_{BATT}$ FET is on, B2SOVRC = 0, LPM = 1, $I_{SYS} = 0A$		22		$\mu A$
BAT Quiescent Current in Factory-Ship Mode	$I_{BAT}$	$V_{CHGIN} = 0V$ , $V_{BATT} = 3.6V$ , $Q_{BATT}$ FET is off, $V_{SYS} = V_{VDD} = 0V$ , factory-ship mode		3		$\mu A$
BAT Quiescent Current in Done State	$I_{MBDN}$	$V_{CHGIN} = 5V$ , $I_{BYP} = 0A$ , $V_{BATT} = 4.2V$ , $I_{SYS} = 0A$ , $Q_{BATT}$ FET is off, B2SOVRC = 0, MODE = 5, done state		7.5	10.5	$\mu A$
SYS Operating Voltage	$V_{SYS}$	Guaranteed by $V_{SYS\_UVLO\_R}$ and $V_{SYS\_OVLO\_R}$	$V_{SYS\_UVLO\_R}$		$V_{SYS\_OVLO\_R}$	V
VIO Voltage Range	$V_{VIO}$		1.62		5.5	V
SCL, SDA Input Low Level	$V_{SCL\_SDA\_IN\_L}$	$T_A = +25^\circ C$			$0.3 \times V_{VIO}$	V
SCL, SDA Input High Level	$V_{SCL\_SDA\_IN\_H}$	$T_A = +25^\circ C$		$0.7 \times V_{VIO}$		V
SCL, SDA Input Hysteresis	$V_{SCL\_SDA\_HY\_S}$	$T_A = +25^\circ C$		$0.05 \times V_{VIO}$		V
SCL, SDA Logic Input Current	$I_{SCL\_SDA}$	$V_{SCL} = V_{SDA} = V_{VIO} = 1.9V$	-10		+10	$\mu A$
SDA Output Low Voltage	$V_{SDA\_OUT\_L}$	$I_{SDA} = 20mA$ sinking			0.4	V
IRQB Output Low Voltage	$V_{IRQB\_OUT\_L}$	$I_{IRQB} = 1mA$ sinking			0.4	V
IRQB Output High Leakage	$I_{IRQB\_H}$	$V_{IRQB} = 5.5V$ , $T_A = +25^\circ C$	-1	0	+1	$\mu A$
		$V_{IRQB} = 5.5V$ , $T_A = +85^\circ C$		0.1		
<b>CHGIN INPUT LIMITER</b>						
CHGIN Operating Voltage Range	$V_{CHGIN}$	$V_{CHGIN}$ must be less than $V_{CHGIN\_OVLO}$ and greater than both $V_{CHGIN\_UVLO}$ and ( $V_{SYS} + V_{CHGIN2SYS\_TH}$ ) for the charger to turn-on	$V_{CHGIN\_UVLO}$		$V_{CHGIN\_OVLO}$	V

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHGIN Overvoltage Threshold	$V_{CHGIN\_OVLO}$	$V_{CHGIN}$ rising	19	19.5	20	V
CHGIN Overvoltage Threshold Hysteresis	$V_{CHGIN\_OVLO\_HYS}$			500		mV
CHGIN Undervoltage Threshold Setting Range	$V_{CHGIN\_UVLO}$	$V_{CHGIN}$ rising, 20% hysteresis, programmable at 4.7V, 4.8V, 4.9V, 5.05V	4.7		5.05	V
CHGIN Undervoltage Threshold Accuracy	$V_{CHGIN\_UVLO\_ACC}$	$V_{CHGIN}$ rising, 4.7V setting	4.6	4.7	4.8	V
CHGIN to SYS Undervoltage Threshold Rising	$V_{CHGIN2SYS\_TH}$	$V_{CHGIN} - V_{SYS}$ , rising	0.12	0.20	0.28	V
CHGIN Turn-On Threshold Validation Delay	$t_{D-UVLO}$	Delay from $V_{CHGIN} > V_{CHGIN\_UVLO}$ to Q <sub>CHGIN</sub> FET enable		8		ms
CHGIN Switching Start Delay	$t_{START}$	Delay from Input Validation to LX switching (if charge or buck mode is selected and charger is not suspended); see the <a href="#">Input Validation</a> section for input validation conditions		150		ms
CHGIN Adaptive Voltage Regulation Threshold Setting Range	$V_{CHGIN\_REG}$	Programmable at 4.5V, 4.6V, 4.7V, 4.85V. The input voltage regulation loop decreases the input current to regulate $V_{CHGIN}$ at $V_{CHGIN\_REG}$ under weak input source conditions. If the input current is decreased to $I_{IULO\_DET}$ and the input voltage is equal or below $V_{CHGIN\_REG}$ , then the charger input is turned off.	4.5		4.85	V
CHGIN Adaptive Voltage Regulation Threshold Accuracy	$V_{CHGIN\_REG\_ACC}$	4.5V setting	4.4	4.5	4.6	V
CHGIN Input Current Limit Setting Range	$I_{INLIMIT}$	Programmable, 500mA default, 50mA step, production tested at 100mA, 500mA, 1000mA, 1800mA, and 3200mA settings only	0.1		3.2	A
CHGIN Input Current Limit Accuracy	$I_{INLIMIT}$	Charger enabled, 500mA input current limit setting	440	470	500	mA
		Charger enabled, 1000mA input current limit setting	880	940	1000	
		Charger enabled, 1800mA input current limit setting	1584	1692	1800	
		Charger enabled, 3200mA input current limit setting	2816	3008	3200	
CHGIN Input Current Low Threshold	$I_{IULO\_DET}$	Charger enabled, 3200mA input current limit setting		60		mA

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SYSTEM BUCK</b>						
Buck Output Voltage Setting Range (Tracking Disabled)	$V_{SYSREG}$	Programmable 4.15V to 4.46V in 10mV steps (5-bits). Production tested at 4.2V only.	4.15		4.46	V
Buck Output Voltage Accuracy (Tracking Disabled)	$V_{SYSREG\_AC\_C}$	Buck only, charging disabled	-3		+3	%
Buck Output Voltage (Tracking Enabled)	$V_{SYSREG\_TR\_K\_MIN}$	MODE = 4, SYS Tracking mode enabled, $V_{BATT} < V_{SYS\_MIN}/1.04$	3.48	3.60	3.72	V
	$V_{SYSREG\_TR\_K}$	MODE = 4, SYS Tracking mode enabled, $V_{BATT} \geq V_{SYS\_MIN}/1.04$ , $V_{SYSREG\_TRK}$ represented as a percentage of $V_{BATT}$		104		%
Buck Inductor Current Limit	$I_{HSILIM}$	For MAX77976	8.5	9.5	10.5	A
	$I_{HSILIM}$	For MAX77975	5.95	7.00	8.05	
Buck Minimum On Time	$t_{ON-MIN}$	Measured on LX		100		ns
Buck Minimum Off Time	$t_{OFF-MIN}$	Measured on LX		100		ns
System Power-Up Current (from BYP)	$I_{SYSPU\_BYP}$	Charger present, $V_{SYS} < V_{SYS\_UVLO\_R}$	50	75	100	mA
System Power-Up Time-Out (from BYP)	$t_{SYSPU\_BYP}$			150		ms
<b>CHARGER</b>						
Precharge Charge Current	$I_{PRECHG}$	$V_{BATT} < V_{PRECHG}$	40	55	80	mA
Precharge Voltage Threshold	$V_{PRECHG}$	$V_{BATT}$ rising	2.4	2.5	2.6	V
Precharge Voltage Threshold Hysteresis	$V_{PRECHG\_HYS}$			500		mV
Trickle Charge Current	$I_{TRICKLE}$	TKEN = 1 by default, $V_{PRECHG} < V_{BATT} < V_{TRICKLE}$	270	300	330	mA
Trickle Charge Voltage Threshold	$V_{TRICKLE}$	$V_{BATT}$ rising, TKEN = 1 by default	3.0	3.1	3.2	V
Trickle Charge Voltage Threshold Hysteresis	$V_{TRICKLE\_HYS}$	TKEN = 1 by default		100		mV
Prequalification Time	$t_{PQ}$	Applies to the total time of precharge and trickle charge mode		30		min
Fast-Charge Current Setting Range	$I_{FC}$	100mA to 5500mA in 50mA steps; production tested at 500mA, 1000mA, 3000mA, and 5000mA settings (MAX77976 only)	0.1		5.5	A
		100mA to 3500mA in 50mA steps; production tested at 500mA, 1000mA, and 3000mA settings (MAX77975 only)	0.1		3.5	

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Fast-Charge Current Accuracy	$I_{FC\_ACC}$	Programmed $I_{FC} \geq 500mA$ , $V_{BATT} > V_{SYSMIN}$ , $T_A = +25^\circ C$	-3.5		+3.5	%
		Programmed $I_{FC} \geq 500mA$ , $V_{BATT} > V_{SYSMIN}$ , $T_A = 0^\circ C$ to $+85^\circ C$	-6		+6	
		Programmed $I_{FC} \geq 500mA$ , $V_{TRICKLE} < V_{BATT} < V_{SYSMIN}$ (LDO mode), $T_A = -5^\circ C$ to $+85^\circ C$	-10		+10	
Fast-Charge Current Thermal Regulation Setting Range	$T_{REG}$	Junction temperature when charge current starts to reduce for thermal regulation; programmable from $+85^\circ C$ to $+130^\circ C$ in $5^\circ C$ steps; default value is $+115^\circ C$	85		130	$^\circ C$
Fast-Charge Current Thermal Regulation Gain	$A_{TJREG}$	The charge current is decreased 5.73% of the fast-charge current full-scale for every degree that the junction temperature exceeds the thermal regulation temperature. This slope ensures that the full-scale current of 5.5A is reduced to 0A by the time the junction temperature is $+17.5^\circ C$ above the programmed loop set point. For lower programmed charge currents such as 480mA, this slope is valid for charge current reductions down to 80mA; below 100mA the slope becomes shallower but the charge current is reduced to 0A if the junction temperature is $+20^\circ C$ above the programmed loop set point.		-315		$mA/^\circ C$
Fast-Charge Termination Voltage Setting Range	$V_{BATTREG}$	Programmable from 4.15V to 4.46V in 10mV steps (5-bits); production tested at 4.2V and 4.35V only	4.15		4.46	V
Fast-Charge Termination Voltage Accuracy at Room Temp	$V_{BATTREG\_AC\_C}$	$V_{BATTREG} = 4.35V$ setting, represented as percentage of $V_{BATTREG}$ ; $T_A = +25^\circ C$	-0.6	-0.3	+0.0	%
Fast-Charge Termination Voltage Accuracy	$V_{BATTREG\_AC\_C}$	$V_{BATTREG} = 4.35V$ setting, represented as percentage of $V_{BATTREG}$ ; $T_A = -5^\circ C$ to $+85^\circ C$	-0.8	-0.3	+0.2	%
Fast-Charge Termination Debounce Time	$t_{TERM}$			30		ms
Fast-Charge Constant Current + Constant Voltage Safety Time	$t_{FC}$	Adjustable from 3hrs, 4hrs, 5hrs, 6hrs, 7hrs, 8hrs, 10hrs including a disable setting; 5hrs default		5		hrs
Top-Off Current Setting Range	$I_{TO}$	Programmable from 150mA to 850mA with 50mA in 16 steps; production tested at 150mA, 200mA, 500mA, and 850mA settings	150		850	mA

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Top-Off Current Accuracy	$I_{TO\_ACC}$	150mA setting	122.5		177.5	mA
		200mA setting	170		230	
		500mA setting	455		545	
		850mA setting	787.5		912.5	
Top-Off Time	$t_{TO}$	Adjustable from 30sec to 70min in 10min steps; default setting is 30min		30		min
Charge Restart Threshold Setting Range	$V_{RSTRT}$	Adjustable at 100mV, 150mV, and 200mV; it can also be disabled	100	150	200	mV
Charge Restart Debounce Time	$t_{CRDG}$			130		ms
Charge State Change Interrupt Debounce Time	$t_{SCIDG}$	Excludes transition to timer fault state, watchdog timer state		30		ms
Charge Watchdog Time	$t_{WD}$			80		s
Charge Timers Accuracy	$t_{ACC}$		-20		+20	%
Charge-Overvoltage Threshold	$V_{COV}$	$V_{BAT\_SP} - V_{BAT\_SN}$ , relative to $V_{CHG\_CV\_PRM}$		200		mV
Remote Sense BAT_SP Input Current in Charging Mode	$I_{BAT\_SP\_CHG}$	$V_{BATT\_SP} = V_{BATT} = 3.8V$ , MODE = 5, $T_A = +25^\circ C$		14		$\mu A$
Remote Sense BAT_SN Input Current in Charging Mode	$I_{BAT\_SN\_CHG}$	$V_{BATT\_SN} = 0$ , MODE = 5, $T_A = +25^\circ C$		10		$\mu A$
<b>SMART POWER SELECTOR</b>						
System Regulation Voltage (Charging Enabled, Low Battery)	$V_{SYSMIN}$	Charging enabled, $V_{BATT} < V_{SYSMIN} - V_{SYSTRK}$	3.492	3.600	3.708	V
	$V_{SYSTRK}$	Charging enabled, $V_{SYSMIN} - V_{SYSTRK} < V_{BATT} < V_{SYSMIN}$ , measure of $V_{SYS} - V_{BATT}$		0.45		
BATT to SYS Reverse Regulation Voltage	$V_{BSREG}$	Measure of $V_{SYS} - V_{BATT}$ ; production tested at 10mA and 2A		-100		mV
SYS Self-Discharge Resistor	$R_{SYSSD}$	Switching is disabled, $Q_{BATT}$ FET is off, $V_{SYS} < V_{SYSUVLO\_F}$		600		$\Omega$
<b>BATTERY OVERCURRENT PROTECTION</b>						
Battery Overcurrent Protection Quiescent Current	$I_{Q\_OVRC}$	B2SOVRC_CTRL = 0; $I_{BATT}$ represented in units of $\mu A$		3 + $I_{BATT} / 75000$		$\mu A$
Battery Overcurrent Protection Setting Range	$I_{BOVRC}$	Programmable from 3A to 10A with 0.5A steps; can be disabled	3		10	A

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Battery Overcurrent Protection Accuracy	$I_{BOVRC\_ACC}$	Production tested at 5.0A setting	-15		+15	%
Battery Overcurrent Debounce Time	$t_{BOVRC}$	B2SOVRC_CTRL = 1; from battery overcurrent event to BAT_I interrupt is generated		105		$\mu s$
Battery Overcurrent Delay	$t_{OCP}$	Delay from IRQB toggling low to $Q_{BATT}$ FET opening (B2SOVRC_DTC = 0)		105		$\mu s$
		Delay from IRQB toggling low to $Q_{BATT}$ FET opening (B2SOVRC_DTC = 1)		10		ms
Battery Overcurrent Retry Timer	$t_{OCP\_RETRY}$	Retry is one time		150		ms
System Power-Up Current (from BATT)	$I_{SYSPU\_BAT}$	$V_{CHGIN} = 0V$	35	50	80	mA
System Power-Up Voltage (from BATT)	$V_{SYSPU\_BAT}$	$V_{SYS}$ rising, 100mV hysteresis	1.9	2.0	2.1	V
System Power-Up Time-Out (from BATT)	$t_{SYSPU\_BAT}$			150		ms
<b>REVERSE BOOST</b>						
Reverse Boost Quiescent Current		$V_{BYP} = 5.1V$ , $V_{BATT} = 3.8V$ , MODE = 0x0A, $V_{BYPSET} = 0x1$		2.5		mA
Reverse Boost Output Voltage Setting Range	$V_{BYP\_OTG}$	Measured on BYP pin, $2.5V < V_{BATT} < 4.5V$ ; adjustable from 5V to 12V with 0.1V step; production tested at 5V and 12V	5		12	V
Reverse Boost Output Voltage Accuracy	$V_{BYP\_ACC}$	Measured on BYP, MODE = 0x0A, $V_{BYPSET} = 0x1$	4.95	5.10	5.25	V
Reverse Boost Inductor Current Limit	$I_{LSILIM}$	For MAX77976	8.5	9.5	10.5	A
	$I_{LSILIM}$	For MAX77975	5.95	7.00	8.05	
<b>CHGIN OUTPUT LIMITER</b>						
OTG Output Current Limit Setting Range (MAX77975)	$I_{CHGIN\_OTG\_LIM}$	Configurable from 500mA to 2400mA in 100mA steps. Clamped to 12W power limit	500		2400	mA
OTG Output Current Limit Setting Range (MAX77976)	$I_{CHGIN\_OTG\_LIM}$	Configurable from 500mA to 3100mA in 100mA steps. Clamped to 18W power limit	500		3100	mA
OTG Output Current Limit	$I_{CHGIN\_OTG\_LIM}$	$3.4V < V_{BATT} < 4.5V$ , OTG_ILIM = 0x00	500	537	575	mA
		$3.4V < V_{BATT} < 4.5V$ , OTG_ILIM = 0x04	900	967	1035	
		$3.4V < V_{BATT} < 4.5V$ , OTG_ILIM = 0x0A	1500	1612	1725	
		$3.4V < V_{BATT} < 4.5V$ , OTG_ILIM = 0x19 (MAX77975 only)	2400	2580	2760	
		$3.4V < V_{BATT} < 4.5V$ , OTG_ILIM = 0x19 (MAX77976 only)	3000	3225	3450	
OTG Output Current Limit Alarm Time	$t_{OTG\_ALARM}$	Delay from OTG overcurrent event to BYP_I interrupt generated		20		ms

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OTG Output Current Limit Fault Time	$t_{OTG\_FAULT}$	Delay from OTG overcurrent event to $Q_{CHGIN}$ FET opening		30		ms
OTG Output Current Limit Retry Time	$t_{OTG\_RETRY}$	Delay from $Q_{CHGIN}$ FET opening to $Q_{CHGIN}$ FET closing again (OTG_REC_EN = 1)		300		ms
<b>SWITCHES IMPEDANCES AND LEAKAGE CURRENTS</b>						
CHGIN to BYP On Resistance at Room Temp	$R_{CHGIN2BYP\_ROOM}$	CHGIN pin to BYP pin, $T_A = +25^\circ C$		13.0	16.9	m $\Omega$
CHGIN to BYP On Resistance	$R_{CHGIN2BYP}$	CHGIN pin to BYP pin, $T_A = -40^\circ C$ to $+85^\circ C$		13.0	20.0	m $\Omega$
LX High-Side On Resistance at Room Temp	$R_{HS\_ROOM}$	BYP pin to LX pin, $T_A = +25^\circ C$		31.0	43.4	m $\Omega$
LX High-Side On Resistance	$R_{HS}$	BYP pin to LX pin, $T_A = -40^\circ C$ to $+85^\circ C$		31.0	54.3	m $\Omega$
LX Low-Side On Resistance at Room Temp	$R_{LS\_ROOM}$	LX pin to PGND pin, $T_A = +25^\circ C$		16.0	22.4	m $\Omega$
LX Low-Side On Resistance	$R_{LS}$	LX pin to PGND pin, $T_A = -40^\circ C$ to $+85^\circ C$		16.0	28.0	m $\Omega$
BATT to SYS On Resistance at Room Temp	$R_{BAT2SYS\_ROOM}$	BATT pin to SYS pin, $V_{BATT} = 4.4V$ , $T_A = +25^\circ C$		7.70	11.05	m $\Omega$
BATT to SYS On Resistance	$R_{BAT2SYS}$	BATT pin to SYS pin, $V_{BATT} = 4.4V$ , $T_A = -40^\circ C$ to $+85^\circ C$		7.70	12.75	m $\Omega$
LX Leakage Current	$I_{LX\_LEAK}$	$V_{LX} = V_{PGND}$ or $V_{BYP}$ , $T_A = +25^\circ C$		0.01	10	$\mu A$
		$V_{LX} = V_{PGND}$ or $V_{BYP}$ , $T_A = +85^\circ C$		1		
BST Leakage Current	$I_{BST\_LEAK}$	$V_{BST} - V_{LX} = 1.8V$ , $T_A = +25^\circ C$		0.01	10	$\mu A$
		$V_{BST} - V_{LX} = 1.8V$ , $T_A = +85^\circ C$		1		
BYP Leakage Current	$I_{BYP\_LEAK}$	$V_{BYP} = 5.5V$ , $V_{CHGIN} = 0V$ , $V_{LX} = 0V$ , charger disabled, $T_A = +25^\circ C$		0.01	10	$\mu A$
		$V_{BYP} = 5.5V$ , $V_{CHGIN} = 0V$ , $V_{LX} = 0V$ , charger disabled, $T_A = +85^\circ C$		1		
BATSP Input Current Leakage	$I_{BATSP}$	Charger disabled, $V_{BATSP} = V_{BATT}$ , $T_A = +25^\circ C$		$\pm 1$		$\mu A$
BATSN Input Current Leakage	$I_{BATSN}$	Charger disabled, $V_{BATSN} = V_{AGND}$ , $T_A = +25^\circ C$		$\pm 1$		$\mu A$
<b>LOGIC AND CONTROL I/Os</b>						
Input Low Level	$V_{IL}$	SUSPND, DISQBAT, $T_A = +25^\circ C$			0.4	V
		EXTSM, $T_A = +25^\circ C$			$0.3 \times V_{BATT}$	



**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Level	$V_{IH}$	SUSPND, DISQBAT, $T_A = +25^\circ C$	1.4			V
		EXTSM, $T_A = +25^\circ C$	$0.7 \times V_{BATT}$			
Input Leakage Current	$I_{LK}$	SUSPND, DISQBAT, EXTSM pin, at 5.5V (including current through pulldown resistor)		24	60	$\mu A$
Output Low Voltage QBEXT	$V_{OLQBEXT}$	Sourcing 1mA, $T_A = +25^\circ C$			0.4	V
Output High Leakage QBEXT	$I_{LQBEXT}$	$V_{SYS} = 5.5V$ , $T_A = +25^\circ C$	-1	0	+1	$\mu A$
		$V_{SYS} = 5.5V$ , $T_A = +85^\circ C$		0.1		
SUSPND Internal Pulldown Resistor	$R_{SUSPND}$			235		k $\Omega$
DISQBAT Internal Pulldown Resistor	$R_{DISQBAT}$			235		k $\Omega$
EXTSM Internal Pulldown Resistor	$R_{EXTSM}$			235		k $\Omega$
EXTSM Debounce Time	$t_{EXTSM\_DEB}$	$V_{BATT}$ in 3.3V to 4.5V range, EXTSM_T = 0		10		ms
		$V_{BATT}$ in 3.3V to 4.5V range, EXTSM_T = 1		0.1		
<b>CHARGE STATUS INDICATOR</b>						
Charge Status Current Setting Range	$I_{STAT\_RNG}$	5mA to 20mA in 5mA steps; production tested at $V_{STAT} - V_{AGND} = 1.0V$ and 5.0V	5		20	mA
Charge Status Current Accuracy	$I_{STAT\_ACC}$	Production tested at 5mA and 20mA	-30		+30	%
<b>THERMISTOR MONITOR</b>						
THM Threshold, COLD	THM_COLD	$V_{THM}/V_{PVDD}$ rising, 1% hysteresis (thermistor temperature falling)	73.8	75.0	76.2	%
THM Threshold, COOL	THM_COOL	$V_{THM}/V_{PVDD}$ rising, 1% hysteresis (thermistor temperature falling)	64.3	65.5	66.7	%
THM Threshold, WARM	THM_WARM	$V_{THM}/V_{PVDD}$ falling, 1% hysteresis (thermistor temperature rising)	30.8	32.0	33.2	%
THM Threshold, HOT	THM_HOT	$V_{THM}/V_{PVDD}$ falling, 1% hysteresis (thermistor temperature rising)	20.8	22.0	23.2	%
THM Threshold, Disabled	THM_DIS	$V_{THM}/V_{PVDD}$ falling, 1% hysteresis, THM function is disabled below this voltage	4.8	6.0	7.2	%
THM Threshold, Battery Removal Detection	THM_RM	$V_{THM}/V_{PVDD}$ rising, 1% hysteresis, battery removal	85	87	89	%
THM Input Leakage Current	$I_{LKTHM}$	$V_{THM} = V_{AGND}$ or $V_{PVDD}$ , charger disabled, $T_A = +25^\circ C$		0.1	1	$\mu A$
		$V_{THM} = V_{AGND}$ or $V_{PVDD}$ , charger disabled, $T_A = +85^\circ C$		0.1		

**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SUPPLIES AND MONITORING</b>						
VDD Output Voltage	$V_{VDD\_1P8}$	$V_{SYS}$ or $V_{BATT} = 3.8V$ , $I_{VDD} = 20mA$	1.71	1.80	1.89	V
SYS Undervoltage-Lockout Threshold (SYS Rising)	$V_{SYS\_UVLO\_R}$		2.74	2.80	2.86	V
SYS Undervoltage-Lockout Threshold (SYS Falling)	$V_{SYS\_UVLO\_F}$		2.55	2.60	2.65	V
SYS Undervoltage-Lockout Hysteresis	$V_{SYS\_UVLO\_H}$			200		mV
SYS Overvoltage-Lockout Threshold (SYS Rising)	$V_{SYS\_OVLO\_R}$	SYS rising	5.2	5.35	5.5	V
SYS Overvoltage-Lockout Threshold (SYS Falling)	$V_{SYS\_OVLO\_F}$	SYS falling	5	5.15	5.3	V
SYS Overvoltage-Lockout Hysteresis	$V_{SYS\_OVLO\_H}$			200		mV
Thermal Shutdown Threshold	$T_{SHDN\_R}$	$T_j$ rising		155		$^\circ C$
Thermal Shutdown Threshold Hysteresis	$T_{SHDN\_H}$			15		$^\circ C$
PVDD Output Voltage	$V_{PVDD\_1P8}$	$V_{SYS} = 3.8V$ , $I_{PVDD} = 20mA$	1.71	1.80	1.89	V
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING FOR STANDARD, FAST, AND FAST-MODE PLUS</b>						
Clock Frequency	$f_{SCL}$				1000	kHz
Hold Time (Repeated) START Condition	$t_{HD;STA}$		0.26			$\mu s$
CLK Low Period	$t_{LOW}$		0.5			$\mu s$
CLK High Period	$t_{HIGH}$		0.26			$\mu s$
Set-Up Time Repeated START Condition	$t_{SU;STA}$		0.26			$\mu s$
DATA Hold Time	$t_{HD;DAT}$		0			$\mu s$
DATA Valid Time	$t_{VD;DAT}$				0.45	$\mu s$
DATA Valid Acknowledge Time	$t_{VD;ACK}$				0.45	$\mu s$
DATA Set-Up time	$t_{SU;DAT}$		50			ns
Set-Up Time for STOP Condition	$t_{SU;STO}$		0.26			$\mu s$
Bus-Free Time Between STOP and START	$t_{BUF}$		0.5			$\mu s$







**Electrical Characteristics (continued)**

( $V_{SYS} = 3.8V$ ,  $V_{BATT} = 3.8V$ ,  $V_{VIO} = 1.8V$ ,  $V_{CHGIN} = 5V$ , unless otherwise specified. Limits are production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Pulse Width of Spikes that must be Suppressed by the Input Filter	$t_{SP}$			50		ns
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING FOR HS-MODE (CB = 100pF)</b>						
Clock Frequency	$f_{SCL}$				3.4	MHz
Set-Up Time Repeated START Condition	$t_{SU;STA}$		160			ns
Hold Time (Repeated) START Condition	$t_{HD;STA}$		160			ns
CLK Low Period	$t_{LOW}$		160			ns
CLK High Period	$t_{HIGH}$		60			ns
DATA Set-Up time	$t_{SU;DAT}$		10			ns
DATA Hold Time	$t_{HD;DAT}$		0			ns
Set-Up Time for STOP Condition	$t_{SU;STO}$		160			ns
Pulse Width of Spikes that must be Suppressed by the Input Filter	$t_{SP}$			10		ns
<b>I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING FOR HS-MODE (CB = 400pF)</b>						
Clock Frequency	$f_{SCL}$				1.7	MHz
Set-Up Time Repeated START Condition	$t_{SU;STA}$		160			ns
Hold Time (Repeated) START Condition	$t_{HD;STA}$		160			ns
CLK Low Period	$t_{LOW}$		320			ns
CLK High Period	$t_{HIGH}$		120			ns
DATA Set-Up time	$t_{SU;DAT}$		10			ns
DATA Hold Time	$t_{HD;DAT}$		0			ns
Set-Up Time for STOP Condition	$t_{SU;STO}$		160			ns
Pulse Width of Spikes that must be Suppressed by the Input Filter	$t_{SP}$			10		ns


Typical Operating Characteristics

(T<sub>A</sub> = +25°C, unless otherwise noted.)



Pin Configuration

FC2QFN



Pin Description

PIN	NAME	FUNCTION	TYPE
1	DISQBAT	Active-high to disable internal Q <sub>BATT</sub> FET between SYS and BATT.	DI
2	THM	Thermistor Connection. Connect an external thermistor between THM and AGND.	A

## Pin Description (continued)

PIN	NAME	FUNCTION	TYPE
3	VDD	Analog Voltage Level. The output of on-chip low voltage LDO used to power on-chip, low-noise circuits. Bypass with a 0.1 $\mu$ F (6.3V) ceramic capacitor to AGND.  Powering external loads from VDD is not recommended, other than pullup resistors.	A
4	BATSN	Battery Negative Differential Sense Connection. Connect to the negative or ground terminal as close as possible.	A
5	BATSP	Battery Positive Differential Sense Pin. Connect to battery positive terminal as close as possible to eliminate errors due to trace/connector voltage drops.	A
6, 7, 8	BATT	Connection with Battery. Connect to the positive terminal of a single-cell Li-ion battery. Bypass with a 10 $\mu$ F (6.3V) ceramic capacitor from BATT to PGND.	P
9, 10, 11	SYS	Connection with System. Bypass with at least 2x 22 $\mu$ F (6.3V) ceramic capacitors from SYS to PGND.  This ensures that the minimum effective capacitance on the SYS node is 12 $\mu$ F (effective), for stability purposes.  For application purposes, SYS node capacitance can increase up to 350 $\mu$ F total (effective).	P
12	PVDD	Internal Bias Regulator High Current Output Bypass Pin. Supplies internal noisy and high current gate drive loads. Bypass with 1x 1 $\mu$ F (6.3V) from PVDD to PGND.  Powering external loads from PVDD is not recommended, other than pullup resistors.	P
13	DGND	Digital Ground	A
14, 15, 16	PGND	Charger Power Ground	P
17, 18, 19	LX	Charger Switching Node. Connect the inductor between LX and SYS.	P
20	BST	High-Side FET Driver Supply. Bypass BST to LX with a 1x 100nF (6.3V) ceramic capacitor.	A
21	BYP	CHGIN Bypass Pin. This pin is the input for the switching charger and the output for the boost converter when the charger is operating in 'reverse-boost' mode. Bypass with 2x 22 $\mu$ F (35V) ceramic capacitor from BYP to PGND.	P
22, 23	CHGIN	Charger Input. Connect 1x 2.2 $\mu$ F (35V) between IN and PGND.	P
24	SCL	I <sup>2</sup> C Interface Clock Input	DI
25	SDA	I <sup>2</sup> C Interface Data Input	DI
26	EXTSM	Exit Ship Mode Input by Push-Button. Active-high input.	DI
27	VIO	I <sup>2</sup> C Supply Voltage Input. Bypass to AGND with a 0.1 $\mu$ F (6.3V) capacitor.	P
28	AGND	Analog Ground	A
29	STAT	LED Low-Side Driver Output for Indicating Charging Status	A
30	QBEXT	External Battery FET Control Output. Connect a pullup resistor to VIO, SYS, or BATT supply.	DO
31	SUSPND	Active-High Input to Disable the DC-DC Between CHGIN Input and SYS Output	DI
32	IRQB	Interrupt Output. Connect a 100k $\Omega$ pullup resistor between IRQB and VIO.	DO



## Detailed Description

### Switching Mode Charger

#### Features

- Complete Li+/LiPoly Battery Charger
  - Prequalification, Constant Current, Constant Voltage
  - 55mA Precharge Current
  - 300mA Trickle Charge Current
  - Adjustable Constant Current Charge
    - 100mA to 5.5A in 50mA steps
  - Adjustable Charge-Termination Threshold
    - 150mA to 850mA in 50mA Steps
  - Adjustable Battery Regulation Voltage
    - 4.15V to 4.46V in 10mV Steps
    - -0.8/+0.2% accuracy from 0°C to +85°C
    - Remote Differential Sensing
- Synchronous Switch-Mode Based Design
- Smart Power Selector
  - Optimally distributes power between the charge adapter, system, and battery.
  - When powered by a charge adapter, the battery can provide supplemental current to the system.
  - The charge adapter can support the system with a dead battery or without a battery.
- No External MOSFETs Required for Switcher
- CHGIN Input
  - Adjustable Input Current Limit
    - 100mA to 3.20A in 50mA steps (CHGIN\_ILIM)
    - Default is set to 500mA
  - Supports AC-to-DC Wall Adapters
  - $V_{CHGIN\_OVLO} = 19.5V$
  - Reverse-Leakage Protection Prevents the Battery Leaking Current to the Inputs
- Charge Safety Watchdog Timer
  - Selectable: 3hr to 10hr, plus a Disable Setting
- Die Temperature Monitor with Thermal Foldback Loop
  - Selectable Die-Temperature Thresholds (°C): +85°C to +130°C in +5°C steps
- Input Voltage Dropout Control Allows Operation from High-Impedance Sources (AICL)
- BATT to SYS Switch is 7.7mΩ Typical
  - Capable of 8.5A Steady-State Operation from BATT to SYS
- Short-Circuit Protection
  - Programmable BATT to SYS Overcurrent Threshold from 3A to 10A, plus a Disable Setting
  - DISIBS Bit Allows the Host to Disable the Battery to System Discharge Path to Protect Against a Short-Circuit
  - SYS Short to Ground
    - Buck current is limited by switcher current limit and disabling of the synchronous rectifier.
    - BATT currents above the programmed by B2SOVRC threshold generate an interrupt. The host can then disable the battery to the system discharge path by setting DISIBS or asserting the DISQBAT pin high.






Figure 1. Simplified Functional Diagram

### Detailed Description

The MAX77975/MAX77976 includes a full-featured switch-mode charger for a one-cell lithium-ion (Li+) or lithium-polymer (Li-polymer) battery. The current limit for CHGIN input is independently programmable from 100mA to 3.2A in 50mA steps allowing the flexibility for connection to either an AC-to-DC wall charger or a USB port.

The synchronous switch-mode DC-DC converter utilizes a high 1.3MHz/2.6MHz switching frequency which is ideal for portable devices because it allows the use of small components while eliminating excessive heat generation. The DC-DC has both a buck and a boost mode of operation. When charging the main-battery the converter operates as a buck. The DC-DC buck operates from a 4.3V to 19.5V source. The battery charge current is programmable from 100mA to 5.5A.

As a boost converter, the DC-DC uses energy from the main-battery to boost the voltage at BYP. The BYP supplies the USB OTG voltage (5.1V) and USB Type-C® PD Source Voltages (5V to 12V). The programmable boost output current limit range is from 0.5A to 3.1A with a 0.1A step.

Maxim's Smart Power Selector architecture makes the best use of the limited adapter power and the battery's power at all times to supply up to buck current limit from the buck to the system. (Additionally, supplement mode provides additional current from the battery to the system up to B2SOVRC.) Adapter power that is not used for the system goes to charging the battery. All power switches for charging and switching the system load between the battery and adapter power are included on-chip—no external MOSFETs are required.

A multitude of safety features ensures reliable charging. Features include a charge timer, watchdog, junction thermal regulation, over/under voltage protection, and short circuit protection.

The BATT to SYS switch has overcurrent protection (see the [Main-Battery Overcurrent Protection Due to Fault](#) section for more information).

**Smart Power Selector (SPS)**

The SPS architecture is a network of internal switches and control loops that distribute energy between external power sources CHGIN, BYP, SYS, and BATT.

[Figure 1](#) shows a simplified arrangement for the Smart Power Selector's power steering switches. [Functional Diagram](#) shows a more detailed arrangement of the Smart Power Selector switches and gives them the following names: Q<sub>CHGIN</sub>, Q<sub>HS</sub>, Q<sub>LS</sub>, Q<sub>BATT</sub>.

**Switch and Control Loop Descriptions**

- CHGIN Input Switch: The input switch is either completely on or completely off. As shown in [Functional Diagram](#), there are SPS control loops that monitor the current through the input switches as well as the input voltage.
- DC-DC Switches: Q<sub>HS</sub> and Q<sub>LS</sub> are the DC-DC switches that can operate as a buck (step-down) or a boost (step-up). When operating as a buck, energy is moved from BYP to SYS. When operating as a boost, energy is moved from SYS to BYP. SPS control loops monitor the DC-DC switch current, the SYS voltage, and the BYP voltage.
- Battery-to-System Switch: Q<sub>BATT</sub> controls the battery charging and discharging. Additionally, Q<sub>BATT</sub> allows the battery to be isolated from the system (SYS). An SPS control loop monitors the Q<sub>BATT</sub> current.

**Control Bits**

- MODE configures the Smart Power Selector
- V<sub>BYPSET</sub> sets the BYP regulation voltage target
- B2SOVRC configures the main-battery overcurrent protection

**Energy Distribution Priority**

- With a valid external power source:
  - The external power source is the primary source of energy
  - The main-battery is the secondary source of energy
  - Energy delivery to BYP is the highest priority
  - Energy delivery to SYS is the second priority
  - Any energy that is not required by BYP or SYS is available to the main-battery charger
- With no power source available at CHGIN:
  - The main-battery is the primary source of energy
  - Energy delivery to BYP (if boost mode is selected) and SYS share the same priority
    - BYP includes CHGIN if boost OTG mode is selected, itself limited by OTG\_ILIM threshold
  - Energy delivery to BYP (if boost mode is selected) and SYS is limited by B2SOVRC threshold

**BYP Regulation Voltage**

- When the DC-DC is off or in one of its buck modes and there is a valid power source at CHGIN,  $V_{BYP} = V_{CHGIN} - I_{CHGIN} \times R_{CHGIN2BYP}$ .
- When the DC-DC is off and there is no valid power source at CHGIN, BYP is connected to LX through the high-side switch's body diode.

**SYS Regulation Voltage**

- When the DC-DC is enabled as a buck and the charger is disabled, Q<sub>BATT</sub> is off and V<sub>SYS</sub> is regulated to V<sub>SYSREG\_TRK\_MIN</sub> when the V<sub>BATT</sub> < V<sub>SYSTEMIN</sub> or V<sub>SYSREG\_TRK</sub> when the V<sub>BATT</sub> ≥ V<sub>SYSTEMIN</sub>.
- When the DC-DC is enabled as a buck and the charger is enabled but in a non-charging state such as done, thermistor suspend, watchdog suspend or timer fault, Q<sub>BATT</sub> is off and V<sub>SYS</sub> is regulated to V<sub>SYSREG\_TRK\_MIN</sub> when the V<sub>BATT</sub> < V<sub>SYSTEMIN</sub> or V<sub>SYSREG\_TRK</sub> when the V<sub>BATT</sub> ≥ V<sub>SYSTEMIN</sub>.
- When the DC-DC is enabled as a buck and charging in prequalification, fast-charge, or top-off modes, V<sub>SYS</sub> is regulated to V<sub>SYSTEMIN</sub> when the V<sub>BATT</sub> < V<sub>SYSTEMIN</sub>; in this mode, the Q<sub>BATT</sub> switch acts as a linear regulator and dissipates power [P = (V<sub>SYSTEMIN</sub> - V<sub>BATT</sub>) × I<sub>BATT</sub>]. When V<sub>BATT</sub> > V<sub>SYSTEMIN</sub>, then V<sub>SYS</sub> = V<sub>BATT</sub> + I<sub>BATT</sub> × R<sub>BAT2SYS</sub>; in this mode, the Q<sub>BATT</sub> switch is closed.
- In all of the above modes, if the combined SYS and BYP loading exceeds the input current limit, then V<sub>SYS</sub> drops to V<sub>BATT</sub> - V<sub>BSREG</sub> and the battery provides supplemental current.
- When the DC-DC is enabled as a boost, then the Q<sub>BATT</sub> switch is closed, and V<sub>SYS</sub> = V<sub>BATT</sub> - I<sub>BATT</sub> × R<sub>BAT2SYS</sub>.

**Input Validation**

The charger input is compared with several voltage thresholds to determine if it is valid. A charger input must meet the following four characteristics to be valid:

- CHGIN must be above V<sub>CHGIN\_UVLO</sub> to be valid. Once CHGIN is above the UVLO threshold, the information (together with IN2SYS, described below) is latched and can only be reset when the charger is in adaptive input current loop (AICL) and input current is lower than the I<sub>ULO\_DET</sub> threshold.
- CHGIN must be below its overvoltage-lockout threshold (V<sub>CHGIN\_OVLO</sub>).
- CHGIN must be above the system voltage by IN2SYS drop out.
- CHGIN input generates a CHGIN\_I interrupt when its status changes. The input status can be read with CHGIN\_OK and CHGIN\_DTLS. Interrupts can be masked with CHGIN\_M.

**Input Current Limit**

The default settings of the CHGIN\_ILIM and MODE control bits are such that when a charge source is applied to CHGIN, the IC turns its DC-DC converter on in BUCK mode, limits V<sub>SYS</sub> to V<sub>SYSREG\_TRK</sub>, and limits the charge source current to I<sub>INLIMIT</sub>. All control bits are reset on global shutdown.

**Input Voltage Regulation Loop**

An input voltage regulation loop allows the charger to be well behaved when it is attached to a poor quality charge source. The loop improves performance with relatively high resistance charge sources that exist when long cables are used or devices are charged with non-compliant USB hub configurations. Additionally, this input voltage regulation loop improves performance with current limited adapters. If the IC's input current limit is programmed above the current-limit threshold of a given adapter, the input voltage loop allows the IC to regulate at the current limit of the adapter. Finally, the input-voltage regulation loop allows the IC to perform well with adapters that have poor transient load response times.

The input voltage regulation loop automatically reduces the inductor average current to keep the input voltage at V<sub>CHGIN\_REG</sub>. If the input current is reduced to I<sub>ULO\_DET</sub> and the input voltage is below V<sub>CHGIN\_REG</sub>, then the charger input is turned off. V<sub>CHGIN\_REG</sub> is programmable with V<sub>CHGIN\_REG</sub>[1:0].

After operating with the input voltage regulation loop active, a AICL\_I interrupt is generated, AICL\_OK sets to 0. To optimize input power when working with a current limited charge source, monitor the AICL\_OK status while decreasing the input current limit. When the input current limit is set below the limit of the adapter, the input voltage rises. Although the input current limit is lowered, more power can be extracted from the input source when the input voltage is allowed to rise.

**Example 1. Optimum use of the Input Voltage Regulation Loop along with a current limited adapter.**

Sequence of Events:

1.  $V_{BATT} = 3.2V$ , the system is operating normally.
2.  $MODE = 0x04$ ,  $CHGIN\_ILIM = 100mA$ ,  $CHG\_CV\_PRM = 4.2V$ ,  $V_{CHGIN\_REG} = 4.5V$ ,  $CHG\_CC\_TOT = 2.0A$ .
3. A 5.0V 1.2A current limited dedicated USB charger is applied to CHGIN.
4. The DC-DC buck regulator turns on,  $V_{SYS}$  is regulated to  $V_{BATTREG}$  (4.2V) and the input is allowed to provide 100mA to the system.
5. The system detects that the charge source is a dedicated USB charger and enables the battery charger ( $MODE = 0x05$ ) and programs an input current limit to 1.8A ( $CHGIN\_ILIM = 1.8A$ ).
6. The input current limit starts to ramp up from 100mA to 1.8A, but at the input current limit of the adapter (1.2A), the adapter voltage collapses. The ICs input voltage regulation loop prevents the adapter voltage from falling below 4.5V ( $V_{CHGIN\_REG} = 4.5V$ ). A  $AICL\_I$  interrupt is generated and  $AICL\_OK$  sets to 0.
7. With the input-voltage regulation loop active, the adapter provides 1.2A at 4.5V which is a total of 5.4W being delivered to the system.
8. The system software detects that the input voltage regulation loop is active and it begins to ramp down the programmed input current limit. When the current limit ramps down to 1.175A, the adapter is no longer in current limit, and the adapter voltage increases from 4.5V to 5.0V.
9. With the adapter operating just below its current limit, it provides 1.175A at 5.0V which is a total of 5.88W to the system. This is 440mW more than when the adapter was in current limit.

**System Self-Discharge with No Power**

To ensure a timely, complete, repeatable, and reliable reset behavior when the system has no power, the ICs actively discharge the SYS nodes when  $Q_{BATT}$  and switcher are disabled and  $V_{SYS}$  is less than  $V_{SYSUVLO}$ . As shown in [Figure 2](#), the SYS discharge resistor is 600Ω.

**Example 1. Basic System Self-Discharge**

Initial Conditions: No charger adapter is present at CHGIN, the BAT-to-SYS switch is closed,  $C_{BAT} = 100\mu F$ ,  $C_{SYS} = 200\mu F$ ,  $V_{BATT} = 3.6V$ , and  $V_{SYSUVLO}$  falling is  $SYS\_UVLOB\_F$ .

Sequence of Events:

1. With the system in its normal operating mode it is drawing 1A.
2. The main battery is removed.
3. The system continues to draw 1A until  $V_{SYS}$  falls below  $V_{SYSUVLO}$ . This takes  $480\mu s$  ( $(3.6V - 2.0V)/1A \times 300\mu F$ ).
4. When the system voltage falls below  $V_{SYSUVLO}$ , the system turns off leakage current. To facilitate discharging  $C_{BAT}$  and  $C_{SYS}$  the IC engages its 600Ω discharge resistors.



**Power States**

The MAX77975/MAX77976 transitions between power states as input/battery and load conditions dictate; see [Figure 3](#).




Figure 3. Power State Diagram

The IC provides five (5) power modes and one (1) no power mode (MODE detailed description is at register CHG\_CNFG\_00 [3:0]). Under power limited conditions, the PowerPath™ feature maintains SYS load at the expense of battery charge current. Also, the battery supplements the input power when required. As shown, transitions between power states are initiated by detection/removal of valid power sources, OTG events, and undervoltage conditions. Details of the SYS voltage and BATT current are provided for each state. There are six main usage modes:

1. NO INPUT POWER, *MODE = undefined*: No input adapter or battery is detected. The charger and system are off. The battery is disconnected and the charger is off.
2. BATTERY-ONLY, *MODE = any modes*: Adapter is invalid and outside the input voltage operating range ( $Q_{CHGIN} = \text{OFF}$ ). The battery is connected to power the SYS load ( $Q_{BATT} = \text{ON}$ ).
3. NO CHARGE-BUCK, *MODE = 0x04*: Adapter is valid, buck supplies power to SYS. The battery is disconnected ( $Q_{BATT} = \text{OFF}$ ) when SYS load is less than the power that buck can supply. When SYS load is larger than the power that buck can supply, the battery is reconnected ( $Q_{BATT} = \text{ON}$ ) and supplements extra SYS load.
4. CHARGE-BUCK, *MODE = 0x05*: Adapter is valid, buck supplies power to SYS, and charges battery with  $I_{BATT}$ .
5. BATTERY-BOOST (FLASH), *MODE = 0x09*: OTG is inactive ( $Q_{CHGIN} = \text{OFF}$ ). Battery is connected to support SYS and BYP loads ( $Q_{BATT} = \text{ON}$ ), and charger is operating in boost mode (Boost = ON).
6. BATTERY-BOOST (OTG), *MODE = 0x0A*: OTG is active ( $Q_{CHGIN} = \text{ON}$ ). Battery is connected to support SYS and OTG loads ( $Q_{BATT} = \text{ON}$ ), and charger is operating in boost mode (Boost = ON).

### Charger States

The ICs utilize several charging states to safely and quickly charge batteries as shown in [Figure 4](#). The figure shows an exaggerated view of a Li+/Li-Poly battery progressing through the following charge states when there is no system load and the die and battery are close to room temperature. It shows a complete charging state transition process with four states: prequalification, fast-charge, top-off, and done.




Figure 4. Li+/Li-Poly Charge Profile

### No Input Power or Charge Idle State

While in the “no input power or charger idle” state, the charge current is 0mA, the watchdog and charge timers are forced to 0, and the power to the system is provided by either the battery or the adapter. When both battery and adapter power is available, the adapter provides primary power to the system and the battery contributes supplemental energy to the system if necessary.

To exit the “no input power or charger idle” state, the charger input must be valid and the charger has to be enabled.



**Precharge State**

As shown in [Figure 4](#), the precharge state occurs when the main-battery voltage is less than  $V_{PRECHG}$ . After being in this state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 1, and CHG\_DTLS is set to 0x00. In the precharge state, charge current into the battery is  $I_{PRECHG}$ .

The following events cause the state machine to exit this state:

- Main battery voltage rises above  $V_{PRECHG}$  and the charger enters the next state in the charging cycle: “Trickle Charge”.
- If the battery charger remains in this state for longer than  $t_{PQ}$ , the charger state machine transitions to the “Timer Fault” state.
- If the watchdog timer is not serviced (see the [Watchdog Timer](#) section), the charger state machine transitions to the “Watchdog Suspend” state.

Note that the precharge state works with battery voltages down to 0V. The low 0V operation typically allows this battery charger to recover batteries that have an “open” internal pack protector. Typically a pack internal protection circuit opens if the battery has seen an overcurrent, undervoltage, or overvoltage. When a battery with an “open” internal pack protector is used with this charger, the precharge mode current flows into the 0V battery—this current raises the pack’s terminal voltage to the point where the internal pack protection switch closes.

Note that a normal battery typically stays in the precharge state for several minutes or less. Therefore a battery that stays in the precharge for longer than  $t_{PQ}$  may be experiencing a problem.

**Trickle Charge State**

As shown in [Figure 4](#), the trickle charge state occurs when  $V_{BATT} > V_{PRECHG}$  and  $V_{BATT} < V_{TRICKLE}$ . After being in this state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 1, and CHG\_DTLS = 0x00.

With  $TKEN = 1$  and the IC is in its trickle charge state, the current in the battery is less than or equal to  $I_{TRICKLE}$ . When  $TKEN = 0$ , the battery current is less than or equal to  $I_{FC}$ .

Charge current may be less than  $I_{TRICKLE}/I_{FC}$  for any of the following reasons:

- The charger input is in input current limit
- The charger input voltage is low
- The charger is in thermal foldback
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

Typical systems operate with  $TKEN = 1$ . When operating with  $TKEN = 0$ , the system’s software usually sets  $I_{FC}$  to a low value such as 450mA and then monitors the battery voltage. When the battery exceeds a relatively low voltage such as 3.1V, then the system’s software usually increases  $I_{FC}$ .

The following events cause the state machine to exit this state:

- When the main battery voltage rises above  $V_{TRICKLE}$  or the PQEN bit is cleared, the charger enters the next state in the charging cycle: “Fast Charge (CC)”.
- If the battery charger remains in this state for longer than  $t_{PQ}$ , the charger state machine transitions to the “Timer Fault” state.
- If the watchdog timer is not serviced, the charger state machine transitions to the “Watchdog Suspend” state.

Note that a normal battery typically stays in the trickle charge state for several minutes or less. Therefore a battery that stays in trickle charge for longer than  $t_{PQ}$  may be experiencing a problem.

**Fast-Charge Constant Current (CC) State**

As shown in [Figure 4](#), the fast-charge CC state occurs when the main-battery voltage is greater than the low-battery prequalification threshold and less than the battery regulation threshold ( $V_{TRICKLE} < V_{BATT} < V_{BATTREG}$ ). After being in the fast-charge CC state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 1, and CHG\_DTLS = 0x01.

In the fast-charge CC state, the current into the battery is less than or equal to  $I_{FC}$ . Charge current may be less than  $I_{FC}$  for any of the following reasons:

- The charger input is in input current limit
- The charger input voltage is low
- The charger is in thermal foldback
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events causes the state machine to exit this state:

- When the main battery voltage rises above  $V_{BATTREG}$ , the charger enters the next state in the charging cycle: “Fast Charge (CV)”.
- If the battery charger remains in this state for longer than  $t_{FC}$ , the charger state machine transitions to the “Timer Fault” state.
- If the watchdog timer is not serviced, the charger state machine transitions to the “Watchdog Suspend” state.

The battery charger dissipates the most power in the fast-charge constant current state. This power dissipation causes the internal die temperature to rise. If the die temperature exceeds  $T_{REG}$ ,  $I_{FC}$  is reduced. See the [Thermal Foldback](#) section for more information.

**Fast-Charge Constant Voltage (CV) State**

As shown in [Figure 4](#), the fast-charge CV state occurs when the battery voltage rises to  $V_{BATTREG}$  from the fast-charge CC state. After being in the fast-charge CV state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 1, and CHG\_DTLS = 0x02.

In the fast-charge CV state, the battery charger maintains  $V_{BATTREG}$  across the battery and the charge current is less than or equal to  $I_{FC}$ . As shown in [Figure 4](#), charger current decreases exponentially in this state as the battery becomes fully charged.

The smart power selector control circuitry may reduce the charge current lower than the battery may otherwise consume for any of the following reasons:

- The charger input is in input current limit
- The charger input voltage is low
- The charger is in thermal foldback
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events causes the state machine to exit this state:

- When the charger current is below  $I_{TO}$  for  $t_{TERM}$ , the charger enters the next state in the charging cycle: “TOP OFF” state.
- If the battery charger remains in this state for longer than  $t_{FC}$ , the charger state machine transitions to the “Timer Fault” state.
- If the watchdog timer is not serviced, the charger state machine transitions to the “Watchdog Suspend” state.

**Top-Off State**

As shown in [Figure 4](#), the top-off state can only be entered from the fast-charge CV state when the charger current decreases below  $I_{TO}$  for  $t_{TERM}$ . After being in the top-off state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 1, and CHG\_DTLS = 0x03. In the top-off state, the battery charger tries to maintain  $V_{BATTREG}$  across the battery and typically the charge current is less than or equal to  $I_{TO}$ .

The smart power selector control circuitry may reduce the charge current lower than the battery may otherwise consume for any of the following reasons:

- The charger input is in input current limit
- The charger input voltage is low
- The charger is in thermal foldback
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events cause the state machine to exit this state:

- After being in this state for the top-off time ( $t_{TO}$ ), the charger enters the next state in the charging cycle: “DONE” state.
- If  $V_{BATT} < V_{BATTREG} - V_{RSTRT}$ , the charger goes back to the “FAST CHARGE (CC)” state.
- If the watchdog timer is not serviced, the charger state machine transitions to the “Watchdog Suspend” state.

### Done State

As shown in [Figure 4](#), the battery charger enters its done state after the charger has been in the top-off state for  $t_{TO}$ . After being in this state for  $t_{SCIDG}$ , a CHG\_I interrupt is generated only if CHG\_OK was 0 previously, CHG\_OK is set to 0, and CHG\_DTLS = 0x04.

The following events cause the state machine to exit this state:

- If  $V_{BATT} < V_{BATTREG} - V_{RSTRT}$ , the charger goes back to the “FAST-CHARGE CC” state.
- If the watchdog timer is not serviced, the charger state machine transitions to the “Watchdog Suspend” state.

In the done state, the charge current into the battery ( $I_{CHG}$ ) is 0A. In the done state, the charger presents a very low load ( $I_{MBDN}$ ) to the battery. If the system load presented to the battery is low, then a typical system can remain in the done state for many days. If left in the done state long enough, the battery voltage decays below the restart threshold ( $V_{RSTRT}$ ), and the charger state machine transitions back into the fast-charge CV state. There is no soft-start (di/dt limiting) during the done to fast-charge state transition.

### Timer Fault State

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. The charge timer prevents the battery from charging indefinitely. The time that the charger is allowed to remain in each of its prequalification states is  $t_{PQ}$ . The time that the charger is allowed to remain in the fast-charge CC & CV states is  $t_{FC}$  which is programmable with FCHGTIME. Finally, the time that the charger is in the top-off state is  $t_{TO}$  which is programmable with TO\_TIME. Upon entering the timer fault state a CHG\_I interrupt is generated without a delay, CHG\_OK is cleared, and CHG\_DTLS = 0x06.

In the timer fault state, the charger is off. The charger can exit the timer fault state by programming the charger to be off and then programming it to be on again through the MODE bits. Alternatively, the charger input can be removed and re-inserted to exit the timer fault state.

### Watchdog Timer

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. The watchdog timer protects the battery from charging indefinitely if the host hangs or otherwise cannot communicate correctly. The watchdog timer is disabled by default with WDTEN = 0. To use the watchdog timer feature enable the feature by setting WDTEN. While enabled, the system controller must reset the watchdog timer within the timer period ( $t_{WD}$ ) for the charger to operate normally. Reset the watchdog timer by programming WDTCLR = 0x01.

If WD\_QBATTOFF bit is set to 0 and the watchdog timer expires while the charger is in dead-battery prequalification, low-battery prequalification, fast-charge CC or CV, top-off, done, or timer fault, the charging stops, a CHG\_I interrupt is generated only if CHG\_OK was 1 previously, CHG\_OK is cleared, and CHG\_DTLS indicates that the charger is off because the watchdog timer expired. Once the watchdog timer has expired, the charger may be restarted by programming WDTCLR = 0x01. The SYS node can be supported by the battery and/or the adapter through the DC-DC buck while the watchdog timer is expired.

If WD\_QBATTOFF bit is set to 1 and the watchdog timer expires, MAX77976 turns off the buck, charger, and Q<sub>BATT</sub> switch for 150ms. And then V<sub>SYS</sub> voltage collapses and it resets all I<sup>2</sup>C registers. The IC restarts as initial power-up condition.

### Thermal Shutdown State

The thermal shutdown state occurs when the battery charger is in any state and the junction temperature (T<sub>J</sub>) exceeds the device's thermal-shutdown threshold (T<sub>SHDN</sub>). When T<sub>J</sub> is close to T<sub>SHDN</sub> the charger folds back the charge current to 0A (see the [Thermal Foldback](#) section). Upon entering this state, CHG\_I interrupt is generated if CHG\_OK was 1 previously, CHG\_OK is cleared, and CHG\_DTLS = 0x0A.

In the thermal shutdown state, the charger is off. MODE register (CHG\_CNFG\_00[3:0]) is reset to its default value as well as all O type registers.

### Charger Interrupt Debounce Time

**Table 1. Charger Interrupt Debounce Time**

INTERRUPT	DEBOUNCE TIME RISING	DEBOUNCE TIME FALLING
	Typ (ms)	Typ (ms)
AICL_I	30	30
CHGIN_I	7.5	—
INLIM_I	30	30
BAT_I (Overvoltage T <sub>BATOV</sub> )	7.5	—
BYP_I (T <sub>OTG_I</sub> )	20	—
BYP_I (BST_ILIM)	30	—
BYP_I (Buck Neg I <sub>LIM</sub> )	0.5	—

*Accuracy of the timer is defined by T<sub>ACC</sub>.*

### Main-Battery Differential Voltage Sense

BATSP and BATS<sub>N</sub> are differential remote sense lines for the main-battery. To improve accuracy and decrease charging times, the battery charger voltage sense is based on the differential voltage between BATSP and BATS<sub>N</sub>. Similarly, the thermistor voltage is interpreted with respect to BATS<sub>N</sub>.

A Maxim battery charger without the remote sensing function would typically measure the battery voltage between BATT and GND. In case a charge current of 1A measuring from BATT to GND leads to a V<sub>BATT</sub> that is 40mV higher than the real voltage because of R<sub>PAR1</sub> and R<sub>PAR7</sub> (I<sub>CHG</sub> × (R<sub>PAR1</sub> + R<sub>PAR7</sub>) = 1A × 40mΩ = 40mV). Since the charger thinks the battery voltage is higher than it actually is, it enters its fast-charge CV state sooner and the effective charge time may be extended by 10 minutes (based on real lab measurements). This charger with differential remote sensing does not experience this type of problem because BATSP and BATS<sub>N</sub> sense the battery voltage directly. To get the maximum benefit from these sense lines, connect them as close as possible to the main-battery connector.

### Reverse Boost Mode

The DC-DC converter topology of the IC allows it to operate as a forward buck converter or as a reverse boost converter. The modes of the DC-DC converter are controlled with MODE. When MODE = 0x09 or 0x0A, the DC-DC converter operates in reverse boost mode allowing it to source current to BYP. To allow current flow to CHGIN, set MODE = 0x0A. This mode allows current to be sourced from CHGIN and is commonly referred to as OTG mode.

When MODE = 0x0A, the DC-DC converter operates in reverse boost mode and regulates V<sub>BYP</sub> to V<sub>BYP.OTG</sub> and the low ohmic (R<sub>CHGIN2BYP</sub>) switch from BYP to CHGIN is closed. The current through the BYP to CHGIN switch is limited to the value programmed by OTG\_ILIM. The programmable OTG\_ILIM options allow for supplying from 500mA to 3100mA to an external load. When the OTG mode is selected, the unipolar CHGIN transfer function measures the current going out of CHGIN. When OTG mode is not selected, the unipolar CHGIN transfer function measures current going into CHGIN.

If the external OTG load at CHGIN exceeds  $I_{CHGIN.OTG.ILIM}$  current during a minimum time of  $T_{OTG\_I}$  ms, then a  $BYP\_I$  interrupt is generated.  $BYP\_OK = 0$  and  $BYP\_DTLS[0] = 1$ . In response to an overload at CHGIN during OTG mode operation, the BYP to CHGIN switch is latched off  $T_{OTG\_fault}$  after entering OTG\_ILIM condition. If the overload at CHGIN persists,  $BYP\_DTLS$  keeps continuing to report OTG\_ILIM fault through  $BYP\_DTLS[0] = 1$ .

If OTG\_REC\_EN bit = '1': other functions remain unaffected, i.e., BYP is supplied by reverse boost and the BYP to CHGIN switch automatically retries after  $T_{OTG\_retry}$ . If the overload at CHGIN persists, then the CHGIN switch toggles ON and OFF with  $T_{OTG\_fault}$  ON time and  $T_{OTG\_retry}$  OFF time.

If OTG\_REC\_EN bit = '0': the BYP to CHGIN switch remains off and the switcher is turned off until MODE is toggled.

$BYP\_I$  exit interrupt is only generated on OTG load release such as  $I_{OTG} < I_{CHGIN.OTG.ILIM}$  or FET opening. At that time,  $BYP\_I$  interrupt is generated.  $BYP\_OK = 1$  and  $BYP\_DTLS[0] = 0$ .

**Note:** On OTG\_ILIM debounce time out,  $BYP\_DTLS[0]$  is latched until the  $BYP\_DTLS$  register is read by AP.  $BYP\_OK$  is matching  $BYP\_DTLS[0]$  behavior.

### Main-Battery Overcurrent Protection During System Power-Up

The “main-battery overcurrent protection during system power-up” feature limits the main-battery to system current to  $I_{SYSPU}$  as long as  $V_{SYS}$  is less than  $V_{SYSPU\_BAT}$ . This feature limits the surge current that typically flows from the main-battery to the device’s low-impedance system bypass capacitors during a system power-up. System power-up is anytime that energy from the battery is supplied to SYS when  $V_{SYS} < V_{SYSPU}$ . This “system power-up” condition typically occurs when a battery is hot-inserted into an otherwise unpowered device. Similarly, the “system power-up” condition can occur when the DISIBS bit is driven low.

When “system power-up” occurs due to hot-insertion into an otherwise unpowered device, a small delay is required for this feature’s control circuits to activate. A current spike over  $I_{SYSPU\_BAT}$  can occur during this time.

### Main-Battery Overcurrent Protection Due to Fault

The IC protects itself, the battery, and the system from potential damage due to excessive battery discharge current. Excessive battery discharge current may occur in a smartphone for several reasons such as exposure to moisture, a software problem, an IC failure, a component failure, or a mechanical failure that causes a short circuit. The main-battery overcurrent protection feature is enabled with B2SOVRC; disabling this feature reduces the main-battery current consumption by 2 $\mu$ A.

When the main-battery (BATT) to system (SYS) discharge current ( $I_{BATT}$ ) exceeds the programmed overcurrent threshold ( $I_{BOVRC}$ ) for at least  $t_{BOVRC}$ , a  $BAT\_I$  interrupt is generated,  $BAT\_OK$  is cleared, and  $BAT\_DTLS$  reports an overcurrent condition. Typically when the system’s processor detects this overcurrent interrupt it executes a housekeeping routine that tries to mitigate the overcurrent situation. If the processor cannot correct the overcurrent within  $t_{OCP}$ , then the IC disables the BATT to SYS discharge path ( $Q_{BATT}$  switch) and turns off the Buck.

Under OCP fault condition, when SYS is low ( $V_{SYS} < V_{SYSUP}$ ) for  $t_{OCP\_RETRY}$ , the IC restarts on its own and attempts to pull-up SYS again. If fault condition remains, the whole cycle repeats until this fault condition is removed.

AP can also turn off the  $Q_{BATT}$  switch by driving the DISIBS bit to a logic-high or pulls the DISQBAT pin high.




Figure 5. BATT to SYS Overcurrent Protection

There are different scenarios of how the ICs respond to the OCP event depending on the available power source and the state of the charger:

- 1) The IC is only powered from battery, then the OCP event occurs:
  - a.  $Q_{BATT}$  switch opens.
  - b. SYS collapses and is allowed to go to 0V.
  - c. If RECYCLE\_EN = 1: After SYS is low ( $V_{SYS} < V_{SYSUP}$ ) for  $t_{OCP\_RETRY}$ , the IC restarts on its own and attempts to pull-up SYS again. If the fault condition remains, the whole cycle repeats until this fault condition is removed. If RECYCLE\_EN = 0: The  $Q_{BATT}$  switch remains open. When a valid charger input is inserted, the Buck and  $Q_{BATT}$  switch turns on.
- 2) The IC is powered from BATT and CHGIN, buck is switching, charge is ON, then an OCP event occurs:
  - a. Buck is off and  $Q_{BATT}$  switch opens
  - b. SYS collapses and is allowed to go to 0V
  - c. Regardless of the RECYCLE\_EN setting, the IC retries to bring up  $V_{SYS}$  above  $V_{SYSUP}$
- 3) The IC is powered from CHGIN, the buck is switching, the charge is OFF, and then an OCP event occurs:
  - a. Buck is off and  $Q_{BATT}$  switch opens
  - b. SYS collapses and is allowed to go to 0V
  - c. Regardless of RECYCLE\_EN setting, the IC retries to bring up  $V_{SYS}$  above  $V_{SYSUP}$

**Battery to SYS Q<sub>BATT</sub> Switch Control (DISIBS)**

To protect the system from unexpected and critical events (e.g., excessive battery discharge current), the AP can control the MAX77975/MAX77976 Q<sub>BATT</sub> switch by driving DISIBS bit to a logic-high.

There are different scenarios of how the IC responds to setting the DISIBS bit high depending on the available power source and the state of the charger:

- 1) The IC is only powered from BATT and DISIBS bit is set
  - a. Q<sub>BATT</sub> switch opens
  - b. SYS collapses and is allowed to go to 0V
  - c. If RECYCLE\_EN = 1, the IC self-recovers and restarts after t<sub>OCP\_RETRY</sub>. If RECYCLE\_EN = 0, after t<sub>OCP\_RETRY</sub>, the IC does not recycle until a valid charger input is inserted.
- 2) The IC is powered from BATT, CHGIN is present, the charger buck is not switching, and DISIBS bit is set:
  - a. Q<sub>BATT</sub> switch opens
  - b. SYS collapses and is allowed to go to 0V
    - a. Regardless of RECYCLE bit setting, the IC self-recovers and restarts after t<sub>OCP\_RETRY</sub>.
- 3) The IC is powered from CHGIN, buck is switching, charge is OFF, and DISIBS bit is set:
  - a. Q<sub>BATT</sub> stays OFF (opened)
  - b. Turn off Buck
  - c. SYS collapses and is allowed to go to 0V
  - d. Regardless of RECYCLE bit setting, the IC self-recovers and restarts after t<sub>OCP\_RETRY</sub>.
- 4) The IC is powered from CHGIN, buck is switching, charge is ON, and DISIBS bit is set:
  - a. Charge is disabled
  - b. Q<sub>BATT</sub> turns off (opened)
  - c. Turn off Buck
  - d. SYS collapses and is allowed to go to 0V
  - e. Regardless of RECYCLE bit setting, the IC self-recovers and restarts after t<sub>OCP\_RETRY</sub>.

**HW Control of Battery to SYS Q<sub>BATT</sub> Switch—DISQBAT**

To protect the system from unexpected and critical events (e.g., excessive battery discharge current), the AP can control the ICs Q<sub>BATT</sub> switch by driving the DISQBAT hardware pin. This pin can also be driven during factory test modes.

On DISQBAT low-to-high assertion, Q<sub>BATT</sub> FET opens and any ongoing charge is disabled but buck keeps switching (if allowed by MODE setting).

The IC supports factory-boost mode to enter in boost mode (through CHG\_CNFG\_00.MODE setting) and keep Q<sub>BATT</sub> OFF even if boost mode is set.

This functionality is only enabled once functional register CHG\_CNFG\_07.FMBST bit is set 1.

DISQBAT is an input control signal for Q<sub>BATT</sub> FET with an external logic signal. If DISQBAT is driven by high, Q<sub>BATT</sub> FET is truly disconnected. It has an internal 470kΩ pulldown resistor.




Figure 6. Hardware Control of Battery to SYS Switch

### Thermal Management

The ICs charger uses several thermal management techniques to prevent excessive battery and die temperatures.

#### Thermal Foldback

Thermal foldback maximizes the battery charge current while regulating the ICs junction temperature. As shown in [Figure 7](#), when the die temperature exceeds the value programmed by REGTEMP ( $T_{REG}$ ), a thermal limiting circuit reduces the battery charger's target current by  $A_{TJREG}$ . The target charge current reduction is achieved with an analog control loop (i.e., not a digital reduction in the input current). When the thermal foldback loop changes state, a CHG\_I interrupt is generated and the system's microprocessor may read the status of the thermal regulation loop through the  $T_{REG}$  status bit. Note that the thermal foldback loop being active is not considered to be abnormal operation and the thermal foldback loop status does not affect the CHG\_OK bit (only information contained within CHG\_DTLS affects CHG\_OK).






Figure 7. Charge Currents vs. Junction Temperature

**Thermistor Input (THM)**

The thermistor input can be utilized to achieve functions such as, charge suspension, JEITA compliant charging, and battery removal detection. The thermistor monitoring feature can be disabled by connecting the THM pin to ground.

The THM input connects to an external negative temperature coefficient (NTC) thermistor to monitor battery or system temperature.

**JEITA Compliant Charging**

JEITA compliant charging is available with  $JEITA\_EN = 1$ .

Charging stops when the thermistor temperature is out of range ( $T < T_{COLD}$  or  $T > T_{HOT}$ ). The charge timers are reset and the CHG\_DTLS[3:0], CHG\_OK register bits report the charging suspension status, and CHG\_I interrupt bit is set. When the thermistor comes back into range ( $T_{COLD} < T < T_{HOT}$ ), charging resumes, and the charge timer restarts.

See the [JEITA Controlled Charging](#) section for more details.

**Battery Removal Detection**

With pullup connected between PVDD and THM, if battery is removed, the thermistor is disconnected from THM; this event is detected as THM is pulled up to PVDD. Battery removal event prevents charging.

**Disable Thermistor Monitoring**

Connecting THM to GND disables the thermistor monitoring function, and JEITA controlled charging is unavailable in this configuration. The IC detects an always-connected battery when THM is grounded, and charging starts automatically when a valid adapter is plugged in. In applications with removable batteries, do not connect THM to GND because the IC is not able to detect battery removal when THM is grounded. Instead, connecting THM to the thermistor pin in the battery pack is recommended.

Since the thermistor monitoring circuit employs an external bias resistor from THM to PVDD, the thermistor is not limited only to 10kΩ (at +25°C). Any resistance thermistor can be used as long as the value is equivalent to the thermistors +25°C resistance. For example, with a 10kΩ at RTB resistor, the charger enters a temperature suspend state when the thermistor resistance falls below 4.67kΩ (too hot) or rises above 30.3kΩ (too cold). This corresponds to 0°C to +45°C range when using a 10kΩ NTC thermistor with a beta of 3610. The general relation of thermistor resistance to temperature is defined by the following equation:

$$R_T = R_{25} \times e^{\left\{ \beta \left( \frac{1}{T+273^\circ\text{C}} - \frac{1}{298^\circ\text{C}} \right) \right\}}$$

where:

$R_T$  = The resistance in Ω of the thermistor at temperature T in Celsius

$R_{25}$  = The resistance in Ω of the thermistor at +25°C

$\beta$  = The material constant of the thermistor, which typically ranges from 3000k to 5000k

T = The temperature of the thermistor in °C

Some designs might prefer other thermistor temperature limits. Threshold adjustment can be accommodated by changing  $R_{TB}$ , connecting a resistor in series and/or in parallel with the thermistor, or using a thermistor with different  $\beta$ . For example, a +45°C hot threshold and 0°C cold threshold can be realized by using a thermistor with a  $\beta$  to 4250 and connecting 120kΩ in parallel. Since the thermistor resistance near 0°C is much higher than it is near +50°C, a large parallel resistance lowers the cold threshold while only slightly lowering the hot threshold. Conversely, a small series resistance raises the cold threshold, while only slightly raising the hot threshold. Raising  $R_{TB}$ , lowers both the hot and cold threshold, while lowering  $R_{TB}$  raises both thresholds.

Thermistor bias current flows whenever PVDD is enabled (CHGIN valid or BOOST enabled). When using a 10kΩ thermistor and a 10kΩ pullup to THM, this results in an additional 90μA load. This load can be reduced to 9μA by instead using a 100kΩ thermistor and 100kΩ pullup resistor.

**Table 2. Trip Temperatures for Different Thermistors**

Thermistor	R25 (Ω)	10000	10000	47000	100000
	Thermistor Beta (β)	3380	3610	4050	4250
	RTB (Ω)	10000	10000	47000	100000
	R15 (Ω)	14826	15223	75342	164083
	R45 (Ω)	4900	4671	19993	40781
Trip Temperatures	T <sub>COLD</sub> (°C)	-1.3	0.2	2.7	3.7
	T <sub>COOL</sub> (°C)	9.0	10.0	11.6	12.2
	T <sub>WARM</sub> (°C)	46.2	44.8	42.5	41.7
	T <sub>HOT</sub> (°C)	62.5	59.8	55.6	54.1

### JEITA Controlled Charging

The MAX77976 safely charges Li+ batteries in accordance with JEITA specifications. The IC monitors the battery temperature with an NTC thermistor connected at THM pin and automatically adjusts the fast-charge current and/or charge termination voltage as the battery temperature varies. JEITA controlled charging can be disabled by setting JEITA\_EN to '0'; if JEITA\_EN = '0', thermistor input is not taken into account to determine charge state or charge current and voltage levels.

CHG\_DTLS and THM\_DTLS registers report JEITA controlled charging status.

The JEITA controlled fast-charging current ( $I_{CHGCC\_JEITA}$ ) for  $T_{WARM} < T < T_{HOT}$  is programmable with I<sup>2</sup>C bit CHG\_CC\_WARM.

The JEITA controlled charge termination voltage ( $V_{CHGCV\_JEITA}$ ) for  $T_{COLD} < T < T_{COOL}$  is programmable with I<sup>2</sup>C bit CHG\_CV\_COOL.

The JEITA controlled fast-charging current for  $T_{COLD} < T < T_{COOL}$  is halved (to CHG\_CC x 0.5) and the charge termination voltage for  $T_{WARM} < T < T_{HOT}$  is reduced to (CHG\_CV\_PRM - 150mV), as shown in the [Figure 8](#).

The JEITA controlled charging is suspended when the battery temperature is too cold or too hot ( $T < T_{COLD}$  or  $T_{HOT} < T$ ).

Temperature thresholds  $T_{COLD}$ ,  $T_{COOL}$ ,  $T_{WARM}$ ,  $T_{HOT}$  depend on the thermistor selection. See the [Thermistor Input \(THM\)](#) section for more details.

When JEITA controlled battery charge current is reduced by 50%, the charger timer is doubled.




Figure 8. JEITA Controlled Charging

**Analog Low-Noise Power PVDD and VDD**

VDD is the 1.8V LDO output for the charger’s analog circuitry. VDD takes its power from the higher voltage of CHGIN, BATT, and SYS. VDD has a bypass capacitance of 1µF.

PVDD is the 1.8V LDO output for internal power circuitry. PVDD has a bypass capacitance of 1µF.

**Factory-Ship Mode**

The ICs support factory-ship mode.

Charger’s CHG\_CNFG\_07 bit 0: FSHIP\_MODE bit controls this mode.

When this bit is set to 1, the IC goes into factory-ship mode.

This mode can be exited by battery removal or on a valid charger input plug or by pulling EXTSM high longer than tEXTSM\_DEB (programmable with EXTSM\_T bit).

Factory-ship mode can not be entered when a valid charger is present.

This feature minimizes battery leakage current when factory ships battery connected devices.

**External Q<sub>BATT</sub> Control I/O**

QBEXT is an open-drain output that is driven low in Battery mode and high-impedance (pulled-up externally) in non-battery mode.

The Q<sub>BATT</sub> in MAX77976 has a very low R<sub>DSON</sub> that equals to 8.5mΩ. If the application requires a lower resistive discharging path then this output can be utilized to drive an external Q<sub>BATT</sub> FET driver in parallel with internal Q<sub>BATT</sub>. This output can be enabled or disabled by the QBEXT\_CTRL bit.

Once this function is enabled, the BAT2SYS OCP detection is not valid and may be disabled by setting bits B2SOVRC = 0x0.

**Table 3. QBEXT Output in Different System Modes**

SYSTEM MODE	USE CASE DETAILS	QBEXT OUTPUT
Battery Mode	All use cases except non-battery mode	Low
Non-Battery Mode	Valid adapter is present, and buck is switching (whatever charge status is) or MODE = 0x09 (Boost) or MODE = 0x0A (Boost + OTG)	Hi-Z (pulled-up)

**Charge Status LED Indication**

STAT is the LED current sink shown in the following tables based on the STAT\_MODE bit.

The LED driving current can be programmed through I<sup>2</sup>C STAT\_CURR from 5mA to 20mA with a 5mA step.

**Table 4. STAT\_MODE = 0x0**

CHG STATUS	LED	DUTY (%)
No DC input or Suspend or Buck operation	Off	0
Any Charging Timeout, Off by JEITA feature, Off by thermal shutdown	Blink in 2Hz	50
DBAT, Pre-Q, CC, CV	Blink in 1Hz	50
Top-off, Done, Restart	Solid on	100

**Table 5. STAT\_MODE = 0x1**

CHG STATUS	LED	DUTY (%)
No DC input or Suspend or Buck operation	Off	0
Any Charging Timeout, Off by JEITA feature, Off by thermal shutdown	Off	0
DBAT, Pre-Q, CC, CV	Blink in 1Hz	50
Top-off, Done, Restart	Solid on	100

**Design Consideration to Protect Against Hot Plug Event**

In USB Type-C compatible applications, the output slew rate of the travel adaptor when changing output levels is defined by the USB Type-C spec to be within 30mV/μs. However, with non-compliant USB adaptors or high fixed voltage SMPS, like 15V 2A power adaptor for example, it can cause high inrush current during a hot plug event. The amount of inrush current that can flow through the IC is defined by the following equation:

- $I_{inrush} = dVIN/dt \times C_{BYP}$

With the recommended 2 x 10μF 0805 package capacitance at BYP node (effective capacitance of 4μF at 12V), the max inrush current can be as high as 4A if dVIN/dt is within 1V/μs. During this rising edge, the Q<sub>CHGIN</sub> FET is off, so all the current goes through the body diode. This risk of damaging the IC increases as the input slew rate increases.

The suggestion is to use an external Schottky diode connected with anode at CHGIN and cathode at BYP with the following method:

- Calculate I<sub>inrush</sub> with dVIN/dt information and assume C<sub>BYP</sub> = 4μF
- Select the Schottky so that when forward voltage at room temperature is 0.45V, the current is less than I<sub>inrush</sub> x 1.5

**Example:** 1V/ $\mu$ s max slew rate,  $I_{inrush} = 4A$ . The Schottky is chosen to be rated at least 6A at 0.45V.

## Top System Management

### Overview

This section discusses the top system of the MAX77975/MAX77976 and how the IC manages its bias, system faults, and turn-on and off events.

### Main Bias

The main bias includes voltage and current references for all circuitry that runs from the  $V_{SYS}$  node.

### System Faults

#### $V_{SYS}$ Fault

The system monitors the  $V_{SYS}$  node for undervoltage and overvoltage events. The following describes the IC behavior if any of these events is to occur.

#### $V_{SYS}$ Undervoltage Lockout ( $V_{SYSUVLO}$ )

$V_{SYS}$  undervoltage lockout prevents the regulators from being used when the input voltage is below the operating range. When the voltage from SYS to GND ( $V_{SYS}$ ) is less than the undervoltage-lockout threshold ( $V_{SYSUVLO}$ ), MAX77975/MAX77976 shuts down and resets "O" Type I<sup>2</sup>C registers.

#### $V_{SYS}$ Overvoltage Lockout ( $V_{SYSOVLO}$ )

$V_{SYS}$  overvoltage lockout is a fail-safe mechanism and prevents the regulators from being used when the input voltage is above the operating range. The absolute maximum ratings state that the SYS node withstands up to 6V. The SYS OVLO threshold is set to 5.35V (typ)—ideally  $V_{SYS}$  should not exceed the battery charge termination threshold. Systems must be designed such that  $V_{SYS}$  never exceeds 5.2V (transient and steady-state). If the  $V_{SYS}$  exceeds  $V_{SYS\_OVLO\_R}$ , the ICs shuts down and resets "O" Type I<sup>2</sup>C registers.

#### $V_{SYS}$ Power-Up Failure ( $P_{WRUPFAIL}$ )

$V_{SYS}$  power-up failure is a hardware diagnostic mechanism to detect failures affecting the system and preventing the platform from powering up. When a **valid** power source (battery  $V_{BATT} > SYS\_UVLOB\_R$  or charger with  $V_{CHGIN} > V_{CHGIN\_UVLO\_R}$ ) is plugged, MAX77975/MAX77976 is expected to pull SYS node up by means of one of the system power-up current sources ( $I_{SYSPU\_BAT}$  or  $I_{SYSPU\_BYP}$  respectively). If  $V_{SYS}$  does not rise above  $V_{SYSPU}$  due to a fault in the application (external to MAX77976), after a time-out elapses ( $t_{SYSPU\_BAT}$  or  $t_{SYSPU\_BYP}$  respectively) a power-up fault is asserted and an interrupt ( $PWRUP\_FAIL\_INT$ ) is generated. Because the SYS node is down, the application software may not be able to service the interrupt; the interrupt can only be observed by pulling VIO up externally and serviced by taking control of the I<sup>2</sup>C interface.

#### Thermal Fault

The ICs have one centralized thermal circuit which senses temperature on the die. If temperature increases  $>155^{\circ}C$  ( $T_{SHDN}$ ) this constitutes a thermal shutdown event and the MAX77976 shuts down and resets "O" Type I<sup>2</sup>C registers. There is a  $15^{\circ}C$  thermal hysteresis. After thermal shutdown, if the die temperature is reduced by  $15^{\circ}C$ , the thermal shutdown bus is deasserted and the IC can be enabled again. The main battery charger has an independent thermal control loop which does not cause a thermal shutdown event. In the event that a charger thermal overload occurs, only the charger turns off.

**System Faults Debounce Time**

Applicable in charge or buck mode.

**Table 6. System Faults Debounce Time Summary**

	EDGE TO I/T		I/T TO FAULT		ACTION ON FAULT
	t <sub>DEB</sub> (Rising)	t <sub>DEB</sub> (Falling)	t <sub>DEB</sub> (Rising)	t <sub>DEB</sub> (Falling)	
SYS UVLO	—	—	8ms	—	O-Type reset
SYS OVLO	*-/100µs by I <sup>2</sup> C	—	—	—	O-Type reset
TSHDN	175µs	—	—	—	O-Type reset
BATT OCP	t <sub>BOVRC</sub>	—	t <sub>OCP</sub>	—	Q <sub>BATT</sub> opens
OTG OCP	t <sub>OTG_ALARM</sub>	—	t <sub>OTG_FAULT</sub> - t <sub>OTG_ALARM</sub>	—	RBFET opens

(\* ) depending on I<sup>2</sup>C bit SYSOVLO\_DEB\_EN

**I<sup>2</sup>C Interface Description**

**Main I<sup>2</sup>C Interface**

The IC acts as a Slave Transmitter/Receiver and has the following slave addresses:

Slave Address (7 bit) 0x6B 110 1011

Slave Address (Write) 0xD6 1101 0110

Slave Address (Read) 0xD7 1101 0111

**I<sup>2</sup>C Bit Transfer**

One data bit is transferred for each clock pulse. The data on SDA must remain stable during the high portion of the clock pulse as changes in data during this time are interpreted as a control signal.




Figure 9. I<sup>2</sup>C Bit Transfer

**I<sup>2</sup>C Start and Stop Conditions**

Both SDA and SCL remain High when the bus is not busy. The Start (S) condition is defined as a high-to-low transition of the SDA while the SCL is high. The Stop (P) condition is defined as a low-to-high transition of the SDA while the SCL is high.




Figure 10. I<sup>2</sup>C Start and Stop

**I<sup>2</sup>C System Configuration**

A device on the I<sup>2</sup>C bus that generates a “message” is called a “Transmitter” and a device that receives the message is a “Receiver”. The device that controls the message is the “Master” and the devices that are controlled by the “Master” are called “Slaves”.




Figure 11. System Configurations



**I<sup>2</sup>C Acknowledge**

The number of data bytes between the start and stop conditions for the Transmitter and Receiver are unlimited.

Each 8-bit byte is followed by an Acknowledge bit. The Acknowledge bit is a high level signal put on SDA by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after each byte it receives. Also a master receiver must generate an acknowledge after each byte it receives that has been clocked out of the slave transmitter.

The device that acknowledges must pulldown the SDA line during the acknowledge-clock pulse, so that the SDA line is stable and low during the high period of the acknowledge-clock pulse (setup and hold times must also be met). A master receiver must signal the end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave SDA high to enable the master to generate a stop condition.




Figure 12. I<sup>2</sup>C Acknowledge

**Master Transmits (Write Mode)**

Use the following format when the master writes to the slave.




Figure 13. I<sup>2</sup>C Master Transmits

**Master Reads after Setting Register Address (Write Register Address and Read Data)**

Use the following format to read a specific register.




Figure 14. I<sup>2</sup>C Master Reads After Setting Register Address

**Master Reads Register Data Without Setting Register Address (Read Mode)**

Use the following format to read registers continuously starting from first address.




Figure 15. I<sup>2</sup>C Master Block Read

## Register Map

### TOP

#### I<sup>2</sup>C Slave Address

Slave Address (7 bit) 0x6B (7'b110 1011)

Slave Address (Write) 0xD6 (8'b1101 0110)

Slave Address (Read) 0xD7 (8'b1101 0111)

#### Functional Reset Conditions

The chip has different levels of reset as defined below:

- Type S: Registers are reset each time when: SYS < VDD (1.8V)
- Type O: Registers are reset each time when: SYS < VDD or SYS < SYS UVLO or SYS > SYS OVLO or die temp > T<sub>SHDN</sub> or software reset (SW\_RST)

ADDRESS	NAME	MSB							LSB	
<b>TOP_FUNC</b>										
0x00	<a href="#">CHIP_ID[7:0]</a>		ID[7:0]							
0x01	<a href="#">CHIP_REVISION[7:0]</a>		VERSION[3:0]			REVISION[3:0]				
0x02	<a href="#">OTP_REVISION[7:0]</a>		SPR_7_4[3:0]			OTP_REV[3:0]				
0x03	<a href="#">TOP_INT[7:0]</a>	SPR_7	TSHDN_INT	SYSOVL_O_INT	SYSUVL_O_INT	SPR_3_1[2:0]		PWRUP_FAIL_INT		
0x04	<a href="#">TOP_INT_MASK[7:0]</a>	SPR_7	TSHDN_INT_M	SYSOVL_O_INT_M	SYSUVL_O_INT_M	SPR_3_1[2:0]		PWRUP_FAIL_INT_M		
0x05	<a href="#">TOP_CTRL[7:0]</a>	-	SPR_6_4[2:0]			LPM	SYSOVL_O_DIS	SYSOVL_O_DEB_EN	TSHDN_DIS	
0x50	<a href="#">SW_RESET[7:0]</a>		SWR_RST[7:0]							
0x51	<a href="#">SM_CTRL[7:0]</a>		SPR_7_1[6:0]						EXTSM_T	
<b>I2C_FUNC</b>										
0x40	<a href="#">I2C_CNFG[7:0]</a>	SPR_7	RSVD[1:0]	PAIR	SPR_3_1[2:0]			HS_EXT_EN		

### Register Details

#### [CHIP\\_ID \(0x0\)](#)

PMIC ID

BIT	7	6	5	4	3	2	1	0
Field	ID[7:0]							
Reset	0x76							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
ID	7:0	ID of MAX77976/MAX77975	0x76: MAX77976 0x75: MAX77975

**CHIP\_REVISION (0x1)**

PMIC revision

BIT	7	6	5	4	3	2	1	0
Field	VERSION[3:0]				REVISION[3:0]			
Reset	0x0				0b010			
Access Type	Read Only				Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
VERSION	7:4	Version	
REVISION	3:0	Revision	0b001: PASS1 0b010: PASS2 0b011: PASS3 0b100: PASS4

**OTP\_REVISION (0x2)**

BIT	7	6	5	4	3	2	1	0
Field	SPR_7_4[3:0]				OTP_REV[3:0]			
Reset	0x0				0x0			
Access Type	Read Only				Read Only			

BITFIELD	BITS	DESCRIPTION
SPR_7_4	7:4	
OTP_REV	3:0	Revision

**TOP\_INT (0x3)**

Top SYS Interrupts

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	TSHDN_INT	SYSOVLO_INT	SYSUVLO_INT	SPR_3_1[2:0]			PWRUP_FAIL_INT
Reset	0b0	0b0	0b0	0b0	0x0			0b0
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All			Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7	7		
TSHDN_INT	6	Thermal Shutdown Interrupt (entering fault condition)	0b0: No interrupt 0b1: Interrupt is detected
SYSOVLO_INT	5	SYSOVLO Interrupt (entering fault condition)	0b0: No interrupt 0b1: Interrupt is detected
SYSUVLO_INT	4	SYSUVLO Interrupt (entering fault condition)	0b0: No interrupt 0b1: Interrupt is detected
SPR_3_1	3:1		

BITFIELD	BITS	DESCRIPTION	DECODE
PWRUP_FAIL_INT	0	PowerUp Fail Interrupt (entering fault condition)	0b0: No interrupt 0b1: Interrupt is detected

**TOP\_INT\_MASK (0x4)**

Top SYS Interrupt Mask

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	TSHDN_INT_M	SYSOVLO_INT_M	SYSUVLO_INT_M	SPR_3_1[2:0]			PWRUP_FAIL_INT_M
Reset	0b1	0b1	0b1	0b1	0x7			0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read			Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7	7		
TSHDN_INT_M	6	Thermal Shutdown Interrupt Mask	0b0: Unmasked 0b1: Masked
SYSOVLO_INT_M	5	SYSOVLO Interrupt Mask	0b0: Unmasked 0b1: Masked
SYSUVLO_INT_M	4	SYSUVLO Interrupt Mask	0b0: Unmasked 0b1: Masked
SPR_3_1	3:1		
PWRUP_FAIL_INT_M	0	Power-Up Fail Interrupt Mask	0b0: Unmasked 0b1: Masked

**TOP\_CTRL (0x5)**

Main Control1

BIT	7	6	5	4	3	2	1	0
Field	–	SPR_6_4[2:0]			LPM	SYSOVLO_DIS	SYSOVLO_DEB_EN	TSHDN_DIS
Reset	–	0b000			0b0	0b0	0b0	0b1
Access Type	–	Write, Read			Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_6_4	6:4		
LPM	3	Low-Power Mode Cycling mode is allowed for SYS UVLO, SYSOVLO, THERM comparators.	0: Low-power mode is disabled. SYSUVLO comparator is always ON. SYSOVLO comparator is controlled by SYSOVLO_DIS. THERM comparator is controlled by THERM_DIS. 1: Low-power mode is allowed. Comparators are periodically enabled (depending on SYSOVLO_DIS/THERM_DIS control)/disabled and cycling every 3ms.
SYSOVLO_DIS	2	SYSOVLO Disable	0: SYSOVLO comparator is enabled 1: SYSOVLO comparator is disabled
SYSOVLO_DEB_EN	1	SYSOVLO debounce (rising 100µs)	0: SYSOVLO debounce is disabled 1: SYSOVLO debounce is enabled

BITFIELD	BITS	DESCRIPTION	DECODE
TSHDN_DIS	0	Internal Die Temperature Shutdown Disable Bit	1: T <sub>SHDN</sub> comparator is disabled. 0: T <sub>SHDN</sub> comparator is enabled.

**SW\_RESET (0x50)**

SW-reset register

BIT	7	6	5	4	3	2	1	0
Field	SWR_RST[7:0]							
Reset	0x00							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
SWR_RST	7:0	Software Reset.	0xA5: O-Type registers are reset.

**SM\_CTRL (0x51)**

SW-reset register

BIT	7	6	5	4	3	2	1	0
Field	SPR_7_1[6:0]							EXTSM_T
Reset	0x00							0b0
Access Type	Write, Read							Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7_1	7:1		
EXTSM_T	0	External Ship Mode Timer	0b0: 10ms 0b1: 0.1ms

**I2C\_CNFG (0x40)**

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	RSVD[1:0]		PAIR	SPR_3_1[2:0]			HS_EXT_EN
Reset	0b0	0b0		0b000	0b000			0b0
Access Type	Write, Read	Write, Read		Write, Read	Write, Read			Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7	7	Reserved	
RSVD	6:5	Reserved	
PAIR	4	Pair address mode option for register write burst operation.	1 = Pair address mode is enabled for the channel. 0 = Pair address mode is disabled and sequential mode is used.
SPR_3_1	3:1		
HS_EXT_EN	0	Enable HS-Mode Extension	0b0: HS-mode extension is disabled. (I <sup>2</sup> C Rev. 4 Compliant) 0b1: HS-mode extension is enabled. HS-mode is enabled without HS-mode entrance code and keeps HS-mode during STOP condition.

**CHARGER**

ADDRESS	NAME	MSB							LSB
<b>CHARGER_FUNC</b>									
0x10	<a href="#">CHG_INT[7:0]</a>	AICL_I	CHGIN_I	INLIM_I	CHG_I	BAT_I	RSVD_2	DISQBA T_I	BYP_I
0x11	<a href="#">CHG_INT_MASK[7:0]</a>	AICL_M	CHGIN_M	INLIM_M	CHG_M	BAT_M	SPR_2	DISQBA T_M	BYP_M
0x12	<a href="#">CHG_INT_OK[7:0]</a>	AICL_O K	CHGIN_O K	INLIM_O K	CHG_O K	BAT_OK	RSVD_2	DISQBA T_OK	BYP_OK
0x13	<a href="#">CHG_DETAILS_00[7:0]</a>	RSVD_7	CHGIN_DTLS[1:0]		RSVD_4_3[1:0]		SPSN_DTLS[1:0]		RSVD_0
0x14	<a href="#">CHG_DETAILS_01[7:0]</a>	TREG	BAT_DTLS[2:0]			CHG_DTLS[3:0]			
0x15	<a href="#">CHG_DETAILS_02[7:0]</a>	RSVD_7	THM_DTLS[2:0]			BYP_DTLS[3:0]			
0x16	<a href="#">CHG_CNFG_00[7:0]</a>	SPR_7_4[3:0]				MODE[3:0]			
0x17	<a href="#">CHG_CNFG_01[7:0]</a>	TKEN	WDTEN	CHG_RSTRT[1:0]		SPR_3	FCHGTIME[2:0]		
0x18	<a href="#">CHG_CNFG_02[7:0]</a>	SPR_7	CHG_CC[6:0]						
0x19	<a href="#">CHG_CNFG_03[7:0]</a>	SPR_7	TO_TIME[2:0]			TO_ITH[3:0]			
0x1A	<a href="#">CHG_CNFG_04[7:0]</a>	SYS_TR ACK_DI S	RSVD_6_5[1:0]		CHG_CV_PRM[4:0]				
0x1B	<a href="#">CHG_CNFG_05[7:0]</a>	B2SOVR C_DTC	B2SOVR C_ALAR M_ONLY	B2SOVR C_CTRL	RECYCL E_EN	B2SOVRC[3:0]			
0x1C	<a href="#">CHG_CNFG_06[7:0]</a>	SPR_7_4[3:0]				CHGPROT[1:0]		WDTCLR[1:0]	
0x1D	<a href="#">CHG_CNFG_07[7:0]</a>	WD_QB ATOFF	SPR_6	DISIBS	SPSN_D ET_EN	QBEXT CTRL_E N	SPR_2_1[1:0]		FSHIP_ MODE
0x1E	<a href="#">CHG_CNFG_08[7:0]</a>	RSVD_7	SPR_6_5[1:0]		FMBST	SPR_3	SLOWLX	FSW	DISKIP
0x1F	<a href="#">CHG_CNFG_09[7:0]</a>	INLIM_CLK[1:0]		CHGIN_ILIM[5:0]					
0x20	<a href="#">CHG_CNFG_10[7:0]</a>	OTG_RE C_EN	SPR_6_5[1:0]		OTG_ILIM[4:0]				
0x21	<a href="#">CHG_CNFG_11[7:0]</a>	SPR_7	VBYPSET[6:0]						
0x22	<a href="#">CHG_CNFG_12[7:0]</a>	BYPDIS CHG_EN	DEEP_S USP_DI S	VCHGIN_REG[1:0]		SPR_3_2[1:0]		BATRMV _MSK	DIS_AIC L
0x23	<a href="#">CHG_CNFG_13[7:0]</a>	JEITA_E N	SPR_6	CHG_CV _COOL	CHG_C C_WAR M	REGTEMP[3:0]			
0x24	<a href="#">STAT_CNFG[7:0]</a>	STAT_E N	SPR_6_4[2:0]			STAT_CURR[1:0]		SPR_1	STAT_M ODE

**Register Details****[CHG\\_INT \(0x10\)](#)**

Interrupt status register for the charger block.

BIT	7	6	5	4	3	2	1	0
Field	AICL_I	CHGIN_I	INLIM_I	CHG_I	BAT_I	RSVD_2	DISQBAT_I	BYP_I
Reset						0x0		
Access Type	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All	Read Clears All

BITFIELD	BITS	DESCRIPTION	DECODE
AICL_I	7	AICL Interrupt	0b0: The AICL_OK bit has not changed since the last time this bit was read. 0b1: The AICL_OK bit has changed since the last time this bit was read.
CHGIN_I	6	CHGIN Interrupt	0b0: The CHGIN_OK bit has not changed since the last time this bit was read. 0b1: The CHGIN_OK bit has changed since the last time this bit was read.
INLIM_I	5	Input Current Limit Interrupt	0b0: The INLIM_OK bit has not changed since the last time this bit was read. 0b1: The INLIM_OK bit has changed since the last time this bit was read.
CHG_I	4	Charger Interrupt	0b0: The CHG_OK bit has not changed since the last time this bit was read. 0b1: The CHG_OK bit has changed since the last time this bit was read.
BAT_I	3	Battery Interrupt	0b0: The BAT_OK bit has not changed since the last time this bit was read. 0b1: The BAT_OK bit has changed since the last time this bit was read.
RSVD_2	2		
DISQBAT_I	1	DISQBAT Interrupt	0b0: The DISQBAT_OK bit has not changed since the last time this was read. 0b1: The DISQBAT_OK bit has changed since the last time this was read.
BYP_I	0	Bypass Node Interrupt	0b0: The BYP_OK bit has not changed since the last time this bit was read. 0b1: The BYP_OK bit has changed since the last time this bit was read.

**CHG\_INT\_MASK (0x11)**

Mask register to mask the corresponding charger interrupts.

BIT	7	6	5	4	3	2	1	0
Field	AICL_M	CHGIN_M	INLIM_M	CHG_M	BAT_M	SPR_2	DISQBAT_M	BYP_M
Reset	0b1	0b1	0b1	0b1	0b1	0x1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
AICL_M	7	AICL Interrupt Mask	0b0: Unmasked 0b1: Masked
CHGIN_M	6	CHGIN Interrupt Mask	0b0: Unmasked 0b1: Masked



BITFIELD	BITS	DESCRIPTION	DECODE
INLIM_M	5	Input Current Limit Interrupt Mask	0b0: Unmasked 0b1: Masked
CHG_M	4	Charger Interrupt Mask	0b0: Unmasked 0b1: Masked
BAT_M	3	Battery Interrupt Mask	0b0: Unmasked 0b1: Masked
SPR_2	2		
DISQBAT_M	1	DISQBAT Interrupt Mask	0b0: Unmasked 0b1: Masked
BYP_M	0	Bypass Interrupt Mask	0b0: Unmasked 0b1: Masked

**CHG INT OK (0x12)**

BIT	7	6	5	4	3	2	1	0
Field	AICL_OK	CHGIN_OK	INLIM_OK	CHG_OK	BAT_OK	RSVD_2	DISQBAT_OK	BYP_OK
Reset	0x1	0x0	0x1	0x1	0x1	0x0	0x1	0x1
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
AICL_OK	7	AICL_OK Status	0b0: AICL mode 0b1: Not in AICL mode
CHGIN_OK	6	CHGIN Input Status Indicator	0b0: The CHGIN input is invalid. CHGIN_DTLS≠0x03 0b1: The CHGIN input is valid. CHGIN_DTLS=0x03
INLIM_OK	5	Input Current Limit Status Indicator	0b0: The CHGIN input current has been reaching the current limit for at least 30ms. 0b1: The CHGIN input current has not reached the current limit.
CHG_OK	4	Charger Status Indicator	0b0: The charger has suspended charging or T <sub>REG</sub> = 1. 0b1: The charger is okay or the charger is off.
BAT_OK	3	Battery Status Indicator	0b0: The battery has an issue or the charger has been suspended. BAT_DTLS≠0x03, ≠0x04 and ≠0x07 0b1: The battery is okay. BAT_DTLS = 0x03, 0x04 or 0x07
RSVD_2	2		
DISQBAT_OK	1	DISQBAT Status Indicator	0b0: DISQBAT is high and Q <sub>BATT</sub> is disabled. 0b1: DISQBAT is low and Q <sub>BATT</sub> is not disabled.
BYP_OK	0	Bypass Status Indicator.	0b0: Something powered by the bypass node has hit current limit. BYP_DTLS≠0x00 0b1: The bypass node is okay. BYP_DTLS=0x00

**CHG\_DETAILS\_00 (0x13)**

BIT	7	6	5	4	3	2	1	0
Field	RSVD_7	CHGIN_DTLS[1:0]		RSVD_4_3[1:0]		SPSN_DTLS[1:0]		RSVD_0
Reset	0x0			0x0				0b0
Access Type	Read Only	Read Only		Read Only		Read Only		Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD_7	7		
CHGIN_DTLS	6:5	CHGIN Details	0b00: VBUS is invalid. $V_{CHGIN}$ rising: $V_{CHGIN} < V_{CHGIN\_UVLO}$ $V_{CHGIN}$ falling: $V_{CHGIN} < V_{CHGIN\_REG}$ (AICL) 0b01: VBUS is invalid. $V_{CHGIN} < V_{BATT} + V_{CHGIN2SYS}$ and $V_{CHGIN} > V_{CHGIN\_UVLO}$ 0b10: VBUS is invalid. $V_{CHGIN} > V_{CHGIN\_OVLO}$ 0b11: VBUS is valid. $V_{CHGIN} > V_{CHGIN\_UVLO}$ and $V_{CHGIN} > V_{BATT} + V_{CHGIN2SYS}$ and $V_{CHGIN} < V_{CHGIN\_OVLO}$
RSVD_4_3	4:3		
SPSN_DTLS	2:1	SP/SN Remonte Sense Battery Line Connection Status	0b00: SPSN remote sense line is connected. 0b01: SP remote sense line detected as opened. 0b10: SN remote sense line detected as opened. 0b11: SP and SN remote sense lines are both detected as opened.
RSVD_0	0	Spare Bit	

**CHG\_DETAILS\_01 (0x14)**

BIT	7	6	5	4	3	2	1	0
Field	TREG	BAT_DTLS[2:0]			CHG_DTLS[3:0]			
Reset								
Access Type	Read Only	Read Only			Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
TREG	7	Temperature Regulation Status	0b0: The junction temperature is less than the threshold set by REGTEMP and the full charge current limit is available. 0b1: The junction temperature is greater than the threshold set by REGTEMP and the charge current limit may be folding back to reduce power dissipation.

BITFIELD	BITS	DESCRIPTION	DECODE
BAT_DTLS	6:4	Battery Details	<p>0b000: Battery Removal A valid adapter is present and the battery is detached, detected on THM pin.</p> <p>0b001: Battery Prequalification Voltage A valid adapter is present and the battery voltage is low: <math>V_{BATT} &lt; V_{TRICKLE}</math>. <b>Note:</b> This condition is also reported in the CHG_DTLS as 0x00.</p> <p>0b010: Battery Timer Fault A valid adapter is present and the battery has taken longer than expected to charge (exceeded <math>t_{FC}</math>). This could be due to high system currents, an old battery, a damaged battery, or something else. Charging has suspended and the charger is in timer-fault mode. <b>Note:</b> This condition is also reported in the CHG_DTLS as 0x06.</p> <p>0b011: Battery Regular Voltage A valid adapter is present and the battery voltage is greater than the minimum system regulation level but lower than overvoltage level: <math>V_{SYSMIN} &lt; V_{BATT} &lt; V_{BATTREG} + V_{COV}</math> <math>V_{SYS}</math> is approximately equal to <math>V_{BATT}</math>.</p> <p>0b100: Battery Low Voltage A valid adapter is present and the battery voltage is lower than the minimum system regulation level but higher than prequalification voltage: <math>V_{TRICKLE} &lt; V_{BATT} &lt; V_{SYSMIN}</math> <math>V_{SYS}</math> is regulated at least equal to <math>V_{SYSMIN}</math>.</p> <p>0b101: Battery Overvoltage A valid adapter is present and the battery voltage is greater than the battery-overvoltage threshold (<math>V_{BATTREG} + V_{COV}</math>) for the last 30ms. <b>Note:</b> This flag is only generated when there is a valid input.</p> <p>0b110: Battery Overcurrent The battery current has exceeded the battery-overcurrent threshold (<math>I_{BOVRC}</math>) for at least 3ms since the last time this register was read.</p> <p>0b111: Battery Only, No Overcurrent No valid adapter is present and battery current is lower than battery-overcurrent threshold (<math>I_{BOVRC}</math>). The battery voltage and battery removal monitoring are not available. <b>Note:</b> In case of deep suspend, it is considered that no valid adapter is present.</p>

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_DTLS	3:0	Charger Details	0x00: Charger is in dead-battery prequalification or low-battery prequalification mode. CHG_OK = 1 and $V_{BATT} < V_{PQLB}$ and $T_J < T_{SHDN}$ 0x01: Charger is in fast-charge constant current mode. CHG_OK = 1 and $V_{BATT} < V_{BATTREG}$ and $T_J < T_{SHDN}$ 0x02: Charger is in fast-charge constant voltage mode. CHG_OK = 1 and $V_{BATT} = V_{BATTREG}$ and $T_J < T_{SHDN}$ 0x03: Charger is in top-off mode. CHG_OK = 1 and $V_{BATT} = V_{BATTREG}$ and $T_J < T_{SHDN}$ 0x04: Charger is in done mode. CHG_OK = 0 and $V_{BATT} > V_{BATTREG} - V_{RSTRT}$ and $T_J < T_{SHDN}$ 0x05: Reserved 0x06: Charger is in timer-fault mode. CHG_OK = 0 and if BAT_DTLS=0b001 then $V_{BATT} < V_{PQLB}$ or $V_{BATT} < V_{PQDB}$ and $T_J < T_{SHDN}$ 0x07: Charger is suspended because Q <sub>BATT</sub> is disabled (DISQBAT = H or DISIBS = 1). CHG_OK = 0 0x08: Charger is off, charger input invalid and/or charger is disabled. CHG_OK = 1 0x09: Reserved 0x0A: Charger is off and the junction temperature is $> T_{SHDN}$ . CHG_OK = 0 0x0B: Charger is off because the watchdog timer expired. CHG_OK = 0 0x0C: Charger is suspended or charge current or voltage is reduced based on JEITA control. This condition is also reported in THM_DTLS. CHG_OK = 0 0x0D: Charger is suspended because battery removal is detected on THM pin. This condition is also reported in THM_DTLS. CHG_OK = 0 0x0E: Charger is suspended because SUSPEND pin is high. CHG_OK = 0 0x0F: Reserved

**CHG\_DETAILS\_02 (0x15)**

BIT	7	6	5	4	3	2	1	0
Field	RSVD_7	THM_DTLS[2:0]			BYP_DTLS[3:0]			
Reset								
Access Type	Read Only	Read Only			Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD_7	7		
THM_DTLS	6:4	Thermistor Details	0b000: Low temperature and charging suspended (COLD) 0b001: Low temperature charging (COOL) 0b010: Normal temperature charging (NORMAL) 0b011: High temperature charging (WARM) 0b100: High temperature and charging suspended (HOT) 0b101: Battery removal detected on THM pin 0b110: Thermistor monitoring is disabled 0b111: RSVD
BYP_DTLS	3:0	Bypass Node Details	0x0: The bypass node is okay. 0x1: OTG_ILIM when CHG_CNFG_00.MODE=0xA or 0xE or 0xF The BYP to CHGIN switch (OTG switch) current limit was reached within the last 37.5ms. BYP_DTLS[0] status bit is latched until CHG_DETAILS_02 register read access is performed by AP. 0x2: BSTILIM The BYP reverse boost converter has hit its current limit and condition persisted for 30ms. 0x4: BCKNegLIM The BYP buck converter has hit the max negative demand current limit BYP_DTLS[2] status bit is latched until CHG_DETAILS_02 register read access is performed by AP. 0x8: BST_SWON_DONE (This status bit is only available in CHG_CNFG_00.MODE=0x9) The BYP reverse boost converter switch-on is done and V <sub>BYP</sub> reached the V <sub>BYPSET</sub> target.

**CHG\_CNFG\_00 (0x16)**

Charger configuration 0

BIT	7	6	5	4	3	2	1	0
Field	SPR_7_4[3:0]				MODE[3:0]			
Reset	0x0				0x4			
Access Type	Write, Read				Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7_4	7:4	Spare Bit	

BITFIELD	BITS	DESCRIPTION	DECODE
MODE	3:0	Smart Power Selector Configuration	<p>0x0: Charger = off, OTG = off, buck = off, boost = off. The Q<sub>BATT</sub> switch is on to allow the battery to support the system. BYP may or may not be biased based on the CHGIN availability.</p> <p>0x1: Same as 0b0000</p> <p>0x2: Same as 0b0000</p> <p>0x3: Same as 0b0000</p> <p>0x4: Charger = off, OTG = off, buck = on, boost = off. When there is a valid input, the buck converter regulates the system voltage to be the maximum of (V<sub>minsys</sub> and V<sub>BATT</sub> +4%). V<sub>BYP</sub> is equal to V<sub>CHGIN</sub> minus the resistive drops.</p> <p>0x5: Charger = on, OTG = off, buck = on, boost = off. When there is a valid input, the battery is charging. V<sub>SYS</sub> is the larger of V<sub>SYSTEMIN</sub> and ~V<sub>BATT</sub> + IBATT x RBAT2SYS. V<sub>BYP</sub> is equal to V<sub>CHGIN</sub> minus the resistive drops.</p> <p>0x6: Same as 0b0101</p> <p>0x7: Same as 0b0101</p> <p>0x8: Reserved</p> <p>0x9: Charger = off, OTG = off, buck = off, boost = on. The Q<sub>BATT</sub> switch is on to allow the battery to support the system, the charger's DC-DC operates as a boost converter. BYP voltage is regulated to V<sub>BYPSET</sub>. Q<sub>CHGIN</sub> is off.</p> <p>0xA: Charger = off, OTG = on, buck = off, boost = on. The Q<sub>BATT</sub> switch is on to allow the battery to support the system, the charger's DC-DC operates as a boost converter. BYP voltage is regulated to V<sub>BYPSET</sub>. Q<sub>CHGIN</sub> is on allowing it to source current up to I<sub>CHGIN.OTG.LIM</sub>.</p> <p>0xB: Reserved</p> <p>0xC: Reserved</p> <p>0xD: Reserved</p> <p>0xE: Reserved</p> <p>0xF: Reserved</p>

**CHG\_CNFG\_01 (0x17)**

Charger configuration 1

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	TKEN	WDTEN	CHG_RSTRT[1:0]		SPR_3	FCHGTIME[2:0]		
<b>Reset</b>	0b1	0b0	0b01		0b0	0b011		
<b>Access Type</b>	Write, Read	Write, Read	Write, Read		Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
TKEN	7	Trickle Charge Enable	0b0: Trickle charge is disabled: When $V_{BATT}$ is in trickle charge voltage range, charge current target level is $I_{FC}$ . 0b1: Trickle charge is enabled: When $V_{BATT}$ is in trickle charge voltage range, charge current target level is $I_{TRICKLE}$ .
WDTEN	6	Watchdog Timer Enable Bit	0b0: Watchdog timer disabled. 0b1: Watchdog timer enabled.
CHG_RSTRT	5:4	Charger-Restart Threshold	0b00: 100mV below the value programmed by CHG_CV_PRM. 0b01: 150mV below the value programmed by CHG_CV_PRM. 10: 200mV below the value programmed by CHG_CV_PRM. 11: Disabled
SPR_3	3	Spare Bit	
FCHGTIME	2:0	Fast-Charge Timer Setting ( $t_{FC}$ , hrs)	0b000: Disable 0b001: 3 0b010: 4 0b011: 5 0b100: 6 0b101: 7 0b110: 8 0b111: 10

**CHG\_CNFG\_02 (0x18)**

## Charger configuration 2

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	CHG_CC[6:0]						
Reset	0b0	0x09						
Access Type	Write, Read	Write, Read						
BITFIELD	BITS	DESCRIPTION	DECODE					
SPR_7	7	Spare Bit						

BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC	6:0	<p>Fast-Charge Current Selection (mA). When the charger is enabled, the charge current limit is set by these bits. These bits range from 0.10A (0x00) to 5.5A (0x6E) in 50mA step.</p> <p>Note that the first three codes are all 100mA. Note that the thermal-foldback loop can reduce the battery charger's target current by <math>A_{TJREG}</math>.</p> <p>Note that the fast-charge current is clamped at 3.5A from 0x46 to 0x7F in MAX77975.</p>	<p>Value: Decode</p> <p>0x00: 100                      0x01: 100                      0x02: 100                      0x03: 150                      0x04: 200                      0x05: 250                      0x06: 300                      0x07: 350                      0x08: 400                      0x09: 450                      0x0A: 500                      0x0B: 550                      0x0C: 600                      0x0D: 650                      0x0E: 700                      0x0F: 750                      0x10: 800                      0x11: 850                      0x12: 900                      0x13: 950                      0x14: 1000                      0x15: 1050                      0x16: 1100                      0x17: 1150                      0x18: 1200                      0x19: 1250                      0x1A: 1300                      0x1B: 1350                      0x1C: 1400                      0x1D: 1450                      0x1E: 1500                      0x1F: 1550                      0x20: 1600                      0x21: 1650                      0x22: 1700                      0x23: 1750                      0x24: 1800                      0x25: 1850                      0x26: 1900                      0x27: 1950                      0x28: 2000                      0x29: 2050                      0x2A: 2100                      0x2B: 2150                      0x2C: 2200                      0x2D: 2250                      0x2E: 2300                      0x2F: 2350                      0x30: 2400                      0x31: 2450                      0x32: 2500                      0x33: 2550                      0x34: 2600                      0x35: 2650                      0x36: 2700                      0x37: 2750</p>



BITFIELD	BITS	DESCRIPTION	DECODE
			0x38: 2800
			0x39: 2850
			0x3A: 2900
			0x3B: 2950
			0x3C: 3000
			0x3D: 3050
			0x3E: 3100
			0x3F: 3150
			0x40: 3200
			0x41: 3250
			0x42: 3300
			0x43: 3350
			0x44: 3400
			0x45: 3450
			0x46: 3500
			0x47: 3550
			0x48: 3600
			0x49: 3650
			0x4A: 3700
			0x4B: 3750
			0x4C: 3800
			0x4D: 3850
			0x4E: 3900
			0x4F: 3950
			0x50: 4000
			0x51: 4050
			0x52: 4100
			0x53: 4150
			0x54: 4200
			0x55: 4250
			0x56: 4300
			0x57: 4350
			0x58: 4400
			0x59: 4450
			0x5A: 4500
			0x5B: 4550
			0x5C: 4600
			0x5D: 4650
			0x5E: 4700
			0x5F: 4750
			0x60: 4800
			0x61: 4850
			0x62: 4900
			0x63: 4950
			0x64: 5000
			0x65: 5050
			0x66: 5100
			0x67: 5150
			0x68: 5200
			0x69: 5250
			0x6A: 5300
			0x6B: 5350
			0x6C: 5400
			0x6D: 5450
			0x6E: 5500
			0x6F: 5500
			0x70: 5500

BITFIELD	BITS	DESCRIPTION	DECODE
			0x71: 5500 0x72: 5500 0x73: 5500 0x74: 5500 0x75: 5500 0x76: 5500 0x77: 5500 0x78: 5500 0x79: 5500 0x7A: 5500 0x7B: 5500 0x7C: 5500 0x7D: 5500 0x7E: 5500 0x7F: 5500

**CHG\_CNFG\_03 (0x19)**

Charger configuration 3

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	TO_TIME[2:0]			TO_ITH[3:0]			
Reset	0b0	0b011			0b0010			
Access Type	Write, Read	Write, Read			Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7	7	Spare Bit	
TO_TIME	6:4	Top-Off Timer Setting (min)	0b000: 30sec 0b001: 10 0b010: 20 0b011: 30 0b100: 40 0b101: 50 0b110: 60 0b111: 70
TO_ITH	3:0	Top-Off Current Threshold (mA). The charger transitions from its fast charge constant voltage mode to its top-off mode when the charger current decays to the value programmed by this register. This transition generates a CHG_I interrupt and causes the CHG_DTLS register to report top-off mode. This transition also starts the top-off time as programmed by TO_TIME.	0b0000: Disable 0b0001: 150mA 0b0010: 200mA 0b0011: 250mA 0b0100: 300mA 0b0101: 350mA 0b0110: 400mA 0b0111: 450mA 0b1000: 500mA 0b1001: 550mA 0b1010: 600mA 0b1011: 650mA 0b1100: 700mA 0b1101: 750mA 0b1110: 800mA 0b1111: 850mA

**CHG\_CNFG\_04 (0x1A)**

Charger configuration 4

BIT	7	6	5	4	3	2	1	0
<b>Field</b>	SYS_TRACK_DIS	RSVD_6_5[1:0]		CHG_CV_PRM[4:0]				
<b>Reset</b>	0b0	0b10		0x05				
<b>Access Type</b>	Write, Read	Write, Read		Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
SYS_TRACK_DIS	7	BUCK SYS tracking disable control.	0x0: SYS tracking is enabled. In Buck mode, SYS is regulated to MAX of (V <sub>BATT</sub> +4% , V <sub>MIN</sub> SYS). This is also valid in charge Done state. 0x1: SYS tracking is disabled. In Buck mode, SYS is regulated to V <sub>BATTERM</sub> .
RSVD_6_5	6:5	Spare Bit	
CHG_CV_PRM	4:0	Charge Termination Voltage Setting(V)	Value: Decode 0x00: 4.15 0x01: 4.16 0x02: 4.17 0x03: 4.18 0x04: 4.19 0x05: 4.20 0x06: 4.21 0x07: 4.22 0x08: 4.23 0x09: 4.24 0x0A: 4.25 0x0B: 4.26 0x0C: 4.27 0x0D: 4.28 0x0E: 4.29 0x0F: 4.30 0x10: 4.31 0x11: 4.32 0x12: 4.33 0x13: 4.34 0x14: 4.35 0x15: 4.36 0x16: 4.37 0x17: 4.38 0x18: 4.39 0x19: 4.40 0x1A: 4.41 0x1B: 4.42 0x1C: 4.43 0x1D: 4.44 0x1E: 4.45 0x1F: 4.46

**CHG\_CNFG\_05 (0x1B)**

Charger configuration 5

BIT	7	6	5	4	3	2	1	0
Field	B2SOVRC_DTC	B2SOVRC_ALARM_ONLY	B2SOVRC_CTRL	RECYCLE_EN	B2SOVRC[3:0]			
Reset	0b0	0b0	0b0	0b0	0x6			
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
B2SOVRC_DTC	7	BATT to SYS Overcurrent Debounce to QBATT Clear Control	0x0: 105 $\mu$ s 0x1: 10ms
B2SOVRC_ALARM_ONLY	6	B2SOVRC Alarm Only Control	0x0: Alarm only is disabled: when tripping B2SOVRC, I/T is triggered and QBATT opens after TOCP. 0x1: Alarm only is enabled: when tripping B2SOVRC, I/T is triggered but QBATT remains closed even after TOCP.
B2SOVRC_CTRL	5	Battery Mode B2SOVRC Monitoring Control	0x0: Automatic mode 0x1: Continuous mode
RECYCLE_EN	4	B2S OCP or DISIBS Event Recycle Option	0b0: In case of B2S OCP or DISIBS events, buck is disabled (OFF) and QBATT FET is opened. System recycles after 150ms (min) only in case a valid charger is present. 0b1: In case of B2S OCP or DISIBS events, buck is disabled (OFF) and QBATT FET is opened. System recycles after 150ms (min).
B2SOVRC	3:0	BATT to SYS Overcurrent Threshold (A)	0x0: Disabled 0x1: 3.0 0x2: 3.5 0x3: 4.0 0x4: 4.5 0x5: 5.0 0x6: 5.5 0x7: 6.0 0x8: 6.5 0x9: 7.0 0xA: 7.5 0xB: 8.0 0xC: 8.5 0xD: 9.0 0xE: 9.5 0xF: 10.0

**CHG\_CNFG\_06 (0x1C)**

Charger configuration 6

BIT	7	6	5	4	3	2	1	0
Field	SPR_7_4[3:0]				CHGPROT[1:0]		WDTCLR[1:0]	
Reset	0x0				0b00		0b00	
Access Type	Write, Read				Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
SPR_7_4	7:4	Spare Bit	
CHGPROT	3:2	Charger Settings Protection Bit Writing "11" to these bits unlocks the write capability for the registers who are "Protected with CHGPROT". Writing any value besides "11" locks these registers.	0b00: Write capability locked 0b01: Write capability locked 0b10: Write capability locked 0b11: Write capability unlocked
WDTCLR	1:0	Watchdog Timer Clear Bit. Writing "01" to these bits clears the watchdog timer when the watchdog timer is enabled.	0b00: The watchdog timer is not cleared. 0b01: The watchdog timer is cleared. 0b10: The watchdog timer is not cleared. 0b11: The watchdog timer is not cleared.

**CHG\_CNFG\_07 (0x1D)**

Charger configuration 7

BIT	7	6	5	4	3	2	1	0
Field	WD_QBAT OFF	SPR_6	DISIBS	SPSN_DET _EN	QBEXT_CT RL_EN	SPR_2_1[1:0]		FSHIP_MO DE
Reset	0b0	0b0	0b0	0b0	0b0	0b00		0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
WD_QBATO FF	7	QBATT FET Control Under Watchdog Condition	0b0: When watchdog timer expires, turn off only the charger. 0b1: When watchdog timer expires, turn off buck, charger, and QBATT switch for 150ms.
SPR_6	6	Spare Bit	
DISIBS	5	BATT to SYS FET Disable Control	0b0: BATT to SYS FET is controlled by the power- path state machine. 0b1: BATT to SYS FET is forced off.
SPSN_DET_ EN	4	SPSN Remote Sense Line Detection Enable. Enable SPSN remote sense line detection only when MODE = 0x0 ( <i>detection is discarded if not</i> ). End of SPSN detection triggers a BAT_I interrupt. Detection result available in dedicated status bit field SPSN_DTLS[1:0].	0b0: SPSN remote sense line detection disabled. 0b1: SPSN remote sense line detection enabled.
QBEXT_CTR L_EN	3		0b0: External QBATT control is disabled. 0b1: External QBATT control is enabled.
SPR_2_1	2:1	Spare Bit	
FSHIP_MOD E	0	Factory-Ship Mode. When asserted to "1", system enters into factory-ship mode. This bit can be reset by battery removal or on a valid charger input plug.	0b0: Not factory-ship mode. 0b1: Factory-ship mode.

**CHG\_CNFG\_08 (0x1E)**

Charger configuration 8

BIT	7	6	5	4	3	2	1	0
Field	RSVD_7	SPR_6_5[1:0]		FMBST	SPR_3	SLOWLX	FSW	DISKIP
Reset	0x0	0b0		0b0	0b0	0b0	0b1	0b0
Access Type	Write, Read	Write, Read		Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD_7	7	Reserved Bit	
SPR_6_5	6:5	Spare Bit	
FMBST	4	Factory Mode Boost	0b0: When DISQBAT = high, any mode change is not possible. 0b1: When DISQBAT = high, this bit makes mode change (Boost mode) possible.
SPR_3	3	Spare Bit	
SLOWLX	2	LX Slope Control Options	0b0: Fastest LX slope without control. 0b1: Slowest LX slope.
FSW	1	Switching Frequency Options (MHz)	0b0: 2.6 0b1: 1.3
DISKIP	0	Charger Skip Mode Disable	0b0: Auto skip mode. 0b1: Disable skip mode.

**CHG\_CNFG\_09 (0x1F)**

Charger configuration 9

BIT	7	6	5	4	3	2	1	0
Field	INLIM_CLK[1:0]		CHGIN_ILIM[5:0]					
Reset	0b10		0x09					
Access Type	Write, Read		Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
INLIM_CLK	7:6	Input Current Limit Soft Start Clock(μsec)	0b00: 8 0b01: 256 0b10: 1024 0b11: 4096

BITFIELD	BITS	DESCRIPTION	DECODE
CHGIN_ILIM	5:0	CHGIN Input Current Limit (mA) 6 Bit adjustment from 100mA to 3.2A in 50mA steps. Note that the first two codes are all 100mA.	0x00: 100 0x01: 100 0x02: 150 0x03: 200 0x04: 250 0x05: 300 0x06: 350 0x07: 400 0x08: 450 0x09: 500 0x0A: 550 0x0B: 600 0x0C: 650 0x0D: 700 0x0E: 750 0x0F: 800 0x10: 850 0x11: 900 0x12: 950 0x13: 1000 0x14: 1050 0x15: 1100 0x16: 1150 0x17: 1200 0x18: 1250 0x19: 1300 0x1A: 1350 0x1B: 1400 0x1C: 1450 0x1D: 1500 0x1E: 1550 0x1F: 1600 0x20: 1650 0x21: 1700 0x22: 1750 0x23: 1800 0x24: 1850 0x25: 1900 0x26: 1950 0x27: 2000 0x28: 2050 0x29: 2100 0x2A: 2150 0x2B: 2200 0x2C: 2250 0x2D: 2300 0x2E: 2350 0x2F: 2400 0x30: 2450 0x31: 2500 0x32: 2550 0x33: 2600 0x34: 2650 0x35: 2700 0x36: 2750 0x37: 2800 0x38: 2850

BITFIELD	BITS	DESCRIPTION	DECODE
			0x39: 2900 0x3A: 2950 0x3B: 3000 0x3C: 3050 0x3D: 3100 0x3E: 3150 0x3F: 3200

**CHG\_CNFG\_10 (0x20)**

Charger configuration 10

BIT	7	6	5	4	3	2	1	0
Field	OTG_REC_EN	SPR_6_5[1:0]		OTG_ILIM[4:0]				
Reset	0b0	0b0		0x00				
Access Type	Write, Read	Write, Read		Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
OTG_REC_EN	7	OTG OCP Event Recycle Option	1b0: In case of OTG OCP, OTG FET is disabled (OFF = opened). System does not recycle OTG output. 1b1: In case of OTG OCP, OTG FET is disabled (OFF = opened). OTG recycles after T <sub>OTG</sub> , retry.
SPR_6_5	6:5	Spare Bit	



BITFIELD	BITS	DESCRIPTION	DECODE
OTG_ILIM	4:0	CHGIN OTG Output Current Limit (mA) When the boost-OTG mode (MODE = 0xA) is enabled, the OTG output current limit is set by these bits. These bits range from 0.50A (0x00) to 3.1A (0x1A) in 100mA steps. Note that the OTG output current limit is clamped at 2.4A from 0x13 to 0x1F in MAX77975.	Value: Decode 0x00: 500 0x01: 600 0x02: 700 0x03: 800 0x04: 900 0x05: 1000 0x06: 1100 0x07: 1200 0x08: 1300 0x09: 1400 0x0A: 1500 0x0B: 1600 0x0C: 1700 0x0D: 1800 0x0E: 1900 0x0F: 2000 0x10: 2100 0x11: 2200 0x12: 2300 0x13: 2400 0x14: 2500 0x15: 2600 0x16: 2700 0x17: 2800 0x18: 2900 0x19: 3000 0x1A: 3100 0x1B: 3100 0x1C: 3100 0x1D: 3100 0x1E: 3100 0x1F: 3100

**CHG\_CNFG 11 (0x21)**

Charger configuration 11

BIT	7	6	5	4	3	2	1	0
Field	SPR_7	VBYPSET[6:0]						
Reset	0b0	0x1						
Access Type	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION
SPR_7	7	Spare Bit
VBYPSET	6:0	V <sub>BYP</sub> Target Output Voltage(V). Bypass target output voltage in boost mode. MODE = 0x9/0xA. 5.0V to 12.0V with 100mV step.

**CHG\_CNFG 12 (0x22)**

Charger configuration 12

BIT	7	6	5	4	3	2	1	0
Field	BYPDISCHG_EN	DEEP_SUSP_DIS	VCHGIN_REG[1:0]		SPR_3_2[1:0]		BATRMV_MSK	DIS_AICL
Reset	0b0	0b0	0b01		0b00		0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read		Write, Read		Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
BYPDISCHG_EN	7	Boost BYP Discharge after Overshoot When enabled, if BYP is seen to be above target, a soft pulldown is activated to discharge BYP back to target, even if auto-skip mode is active.	0b0: Disabled 0b1: Enabled
DEEP_SUSP_DIS	6	When SUSPND pin pulls high or in MODE 0, input FET is enabled or disabled by this bit.	0b0: Disabled 0b1: Enabled
VCHGIN_REG	5:4	CHGIN Voltage Regulation Threshold (VCHGIN_REG) Adjustment. The CHGIN to GND minimum turn-on threshold (VCHGIN_UVLO) also scales with this adjustment.	0b00: VCHGIN_REG = 4.5V and VCHGIN_UVLO = 4.7V 0b01: VCHGIN_REG = 4.6V and VCHGIN_UVLO = 4.8V 0b10: VCHGIN_REG = 4.7V and VCHGIN_UVLO = 4.9V 0b11: VCHGIN_REG = 4.85V and VCHGIN_UVLO = 5.05V
SPR_3_2	3:2	Spare Bit	
BATRMV_MSK	1	Battery Removal Detection Masking When masked, battery removal detection is ignored.	0b0: Unmasked 0b1: Masked
DIS_AICL	0	AICL Disable Feature	0b0: AICL feature is not disabled. 0b1: AICL feature is disabled.

**CHG\_CNFG\_13 (0x23)**

BIT	7	6	5	4	3	2	1	0
Field	JEITA_EN	SPR_6	CHG_CV_COOL	CHG_CC_WARM	REGTEMP[3:0]			
Reset	0b0	0b0	0b0	0b0	0x6			
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
JEITA_EN	7	JEITA Enable	0x0: JEITA disabled Fast charge current and charge termination voltage do not change based on thermistor temperature. 0x1: JEITA enabled Fast charge current and charge termination voltage change based on thermistor temperature.
SPR_6	6	Spare Bit	
CHG_CV_COOL	5	JEITA controlled battery termination voltage when thermistor temperature is between T <sub>COLD</sub> and T <sub>COOL</sub> .	0x0: Battery termination voltage is set by CHG_CV_PRM. 0x1: Battery termination voltage is set by (CHG_CV_PRM - 150mV).


BITFIELD	BITS	DESCRIPTION	DECODE
CHG_CC_W ARM	4	JEITA controlled battery fast charge current when thermistor temperature is between T <sub>WARM</sub> and T <sub>HOT</sub> .	0x0: Battery fast-charge current is set by CHG_CC. 0x1: Battery fast-charge current is to 50% of CHG_CC.
REGTEMP	3:0	Junction Temperature Thermal Regulation (°C). The charger's target current limit starts to foldback and the T <sub>REG</sub> bit is set if the junction temperature is greater than the REGTEMP setpoint.	0x0: 85 0x1: 90 0x2: 95 0x3: 100 0x4: 105 0x5: 110 0x6: 115 0x7: 120 0x8: 125 0x9: 130

**STAT\_CNFG (0x24)**

BIT	7	6	5	4	3	2	1	0
Field	STAT_EN	SPR_6_4[2:0]			STAT_CURR[1:0]		SPR_1	STAT_MODE
Reset	0b1	0b0			0x00		0b0	0b0
Access Type	Write, Read	Write, Read			Write, Read		Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
STAT_EN	7	STAT Charging Status Indication LED Enable Bit	0x0: Disable 0x1: Enable
SPR_6_4	6:4	Spare Bit	
STAT_CURR	3:2	STAT LED Driving Current (mA)	0b00: 5 0b01: 10 0b10: 15 0b11: 20
SPR_1	1	Spare Bit	
STAT_MODE	0	STAT LED Behaviour Selection Bit	0b0: LED mode 1 0b1: LED mode 2

Typical Application Circuits



Ordering Information

PART NUMBER	TEMP RANGE	MAX FAST CHARGE CURRENT(A)	BUCK INDUCTOR CURRENT LIMIT (A)	REVERSE BOOST INDUCTOR CURRENT LIMIT (A)	REVERSE BOOST POWER CEILING (W)	PIN-PACKAGE
MAX77975EFD+*	-40°C to +85°C	3.5	7	7	12	32 FC2QFN
MAX77975EFD+T*	-40°C to +85°C	3.5	7	7	12	32 FC2QFN
MAX77976EFD+	-40°C to +85°C	5.5	9.5	9.5	18	32 FC2QFN
MAX77976EFD+T	-40°C to +85°C	5.5	9.5	9.5	18	32 FC2QFN

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*Future product—contact factory for availability.

MAX77975/MAX77976

19VIN, 3.5/5.5A 1-Cell Li+ Battery Charger with  
Smart Power Selector and OTG for USB-C PD

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/20	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*